JP2010192052A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010192052A5 JP2010192052A5 JP2009036575A JP2009036575A JP2010192052A5 JP 2010192052 A5 JP2010192052 A5 JP 2010192052A5 JP 2009036575 A JP2009036575 A JP 2009036575A JP 2009036575 A JP2009036575 A JP 2009036575A JP 2010192052 A5 JP2010192052 A5 JP 2010192052A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- memory array
- memory
- node
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 24
- 238000003491 array Methods 0.000 claims 9
- 244000062793 Sorghum vulgare Species 0.000 claims 2
- 235000019713 millet Nutrition 0.000 claims 2
- 241000617482 Kiwa Species 0.000 claims 1
- 235000017304 Ruaghas Nutrition 0.000 claims 1
- 241000554738 Rusa Species 0.000 claims 1
- 230000003247 decreasing effect Effects 0.000 claims 1
- 230000004044 response Effects 0.000 claims 1
- 239000002184 metal Substances 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009036575A JP2010192052A (ja) | 2009-02-19 | 2009-02-19 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009036575A JP2010192052A (ja) | 2009-02-19 | 2009-02-19 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010192052A JP2010192052A (ja) | 2010-09-02 |
| JP2010192052A5 true JP2010192052A5 (enExample) | 2012-02-02 |
Family
ID=42817932
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009036575A Pending JP2010192052A (ja) | 2009-02-19 | 2009-02-19 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2010192052A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11100966B2 (en) * | 2020-01-09 | 2021-08-24 | Winbond Electronics Corp. | Array edge repeater in memory device |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5965995A (ja) * | 1982-10-05 | 1984-04-14 | Toshiba Corp | 半導体装置 |
| JPH11111944A (ja) * | 1997-09-30 | 1999-04-23 | Hitachi Ltd | 半導体集積回路装置 |
| US5966315A (en) * | 1997-09-30 | 1999-10-12 | Siemens Aktiengesellschaft | Semiconductor memory having hierarchical bit line architecture with non-uniform local bit lines |
| JP2003115550A (ja) * | 2001-10-05 | 2003-04-18 | Nec Microsystems Ltd | 半導体記憶装置 |
| JP2004030839A (ja) * | 2002-06-27 | 2004-01-29 | Toshiba Corp | バースト転送メモリ |
| KR101129147B1 (ko) * | 2006-12-15 | 2012-03-27 | 후지쯔 세미컨덕터 가부시키가이샤 | 컴파일드 메모리, asic 칩 및 컴파일드 메모리의 레이아웃 방법 |
-
2009
- 2009-02-19 JP JP2009036575A patent/JP2010192052A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7110374B2 (ja) | メモリシステム及び制御方法 | |
| CN1838321B (zh) | 有增强的位线和/或字线驱动能力的非易失性存储器设备 | |
| US11755220B2 (en) | Adjustable access energy and access latency memory system and devices | |
| JP2005065249A5 (enExample) | ||
| JP2009510562A5 (enExample) | ||
| TWI722477B (zh) | 可變動延遲的字線啟動方案 | |
| JP2010092580A (ja) | 積層メモリ素子 | |
| JP2007059026A5 (enExample) | ||
| TWI650753B (zh) | 可變電阻記憶體裝置及操作該可變電阻記憶體裝置的方法 | |
| US20250391464A1 (en) | Buffered dynamic random access memory device | |
| JP4318098B2 (ja) | マルチポートメモリ素子 | |
| JP2007280596A5 (enExample) | ||
| KR101131552B1 (ko) | 상 변화 메모리 장치 | |
| JP4615251B2 (ja) | 不揮発性半導体メモリ装置 | |
| JP5281163B2 (ja) | 半導体装置およびメモリモジュール | |
| TWI579858B (zh) | 半導體裝置及其資料傳輸方法 | |
| CN103456369A (zh) | 修复控制电路和使用修复控制电路的半导体集成电路 | |
| JP2009009633A (ja) | 半導体記憶装置 | |
| JP5018786B2 (ja) | コンパイルドメモリ、asicチップおよびコンパイルドメモリのレイアウト方法 | |
| US7603535B2 (en) | Low power consumption semiconductor memory device capable of selectively changing input/output data width and data input/output method | |
| JP5529661B2 (ja) | 半導体メモリ | |
| JP4740737B2 (ja) | マルチ−ポートメモリ素子 | |
| US20090175115A1 (en) | Memory device, method for accessing a memory device and method for its manufacturing | |
| JP2008077768A5 (enExample) | ||
| JP2007273028A5 (enExample) |