JP2009076890A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2009076890A5 JP2009076890A5 JP2008214783A JP2008214783A JP2009076890A5 JP 2009076890 A5 JP2009076890 A5 JP 2009076890A5 JP 2008214783 A JP2008214783 A JP 2008214783A JP 2008214783 A JP2008214783 A JP 2008214783A JP 2009076890 A5 JP2009076890 A5 JP 2009076890A5
- Authority
- JP
- Japan
- Prior art keywords
- insulating layer
- single crystal
- crystal semiconductor
- layer
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008214783A JP2009076890A (ja) | 2007-08-31 | 2008-08-25 | 半導体装置の作製方法、半導体装置、及び電子機器 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007227042 | 2007-08-31 | ||
| JP2008214783A JP2009076890A (ja) | 2007-08-31 | 2008-08-25 | 半導体装置の作製方法、半導体装置、及び電子機器 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2009076890A JP2009076890A (ja) | 2009-04-09 |
| JP2009076890A5 true JP2009076890A5 (enExample) | 2011-07-28 |
Family
ID=40406017
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008214783A Withdrawn JP2009076890A (ja) | 2007-08-31 | 2008-08-25 | 半導体装置の作製方法、半導体装置、及び電子機器 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8236630B2 (enExample) |
| JP (1) | JP2009076890A (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101056250B1 (ko) | 2009-10-21 | 2011-08-11 | 삼성모바일디스플레이주식회사 | 평판 표시 장치 및 그의 제조 방법 |
| KR101049003B1 (ko) | 2009-12-01 | 2011-07-12 | 삼성모바일디스플레이주식회사 | 평판 표시 장치 및 그의 제조 방법 |
| KR101101087B1 (ko) | 2009-12-09 | 2011-12-30 | 삼성모바일디스플레이주식회사 | 표시 장치 및 그의 제조 방법 |
| US8759118B2 (en) | 2011-11-16 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
| US8536573B2 (en) * | 2011-12-02 | 2013-09-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
Family Cites Families (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2540037B2 (ja) * | 1987-03-23 | 1996-10-02 | 日本電信電話株式会社 | 半導体装置の製造方法 |
| JPH0254532A (ja) * | 1988-08-17 | 1990-02-23 | Sony Corp | Soi基板の製造方法 |
| FR2681472B1 (fr) * | 1991-09-18 | 1993-10-29 | Commissariat Energie Atomique | Procede de fabrication de films minces de materiau semiconducteur. |
| US5818076A (en) * | 1993-05-26 | 1998-10-06 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| JPH07183488A (ja) * | 1993-12-24 | 1995-07-21 | Nissan Motor Co Ltd | Mos制御形サイリスタおよびその製造方法 |
| JPH08255762A (ja) * | 1995-03-17 | 1996-10-01 | Nec Corp | 半導体デバイスの製造方法 |
| JP3080867B2 (ja) * | 1995-09-25 | 2000-08-28 | 日本電気株式会社 | Soi基板の製造方法 |
| JP4103968B2 (ja) * | 1996-09-18 | 2008-06-18 | 株式会社半導体エネルギー研究所 | 絶縁ゲイト型半導体装置 |
| US6388652B1 (en) * | 1997-08-20 | 2002-05-14 | Semiconductor Energy Laboratory Co., Ltd. | Electrooptical device |
| US6686623B2 (en) * | 1997-11-18 | 2004-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile memory and electronic apparatus |
| JPH11163363A (ja) | 1997-11-22 | 1999-06-18 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
| JP2000012864A (ja) * | 1998-06-22 | 2000-01-14 | Semiconductor Energy Lab Co Ltd | 半導体装置の作製方法 |
| US6271101B1 (en) * | 1998-07-29 | 2001-08-07 | Semiconductor Energy Laboratory Co., Ltd. | Process for production of SOI substrate and process for production of semiconductor device |
| JP2000077287A (ja) * | 1998-08-26 | 2000-03-14 | Nissin Electric Co Ltd | 結晶薄膜基板の製造方法 |
| JP4476390B2 (ja) * | 1998-09-04 | 2010-06-09 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JP3900741B2 (ja) * | 1999-05-21 | 2007-04-04 | 信越半導体株式会社 | Soiウェーハの製造方法 |
| JP4450126B2 (ja) * | 2000-01-21 | 2010-04-14 | 日新電機株式会社 | シリコン系結晶薄膜の形成方法 |
| JP4507395B2 (ja) * | 2000-11-30 | 2010-07-21 | セイコーエプソン株式会社 | 電気光学装置用素子基板の製造方法 |
| US7119365B2 (en) * | 2002-03-26 | 2006-10-10 | Sharp Kabushiki Kaisha | Semiconductor device and manufacturing method thereof, SOI substrate and display device using the same, and manufacturing method of the SOI substrate |
| US6908797B2 (en) * | 2002-07-09 | 2005-06-21 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
| US7508034B2 (en) * | 2002-09-25 | 2009-03-24 | Sharp Kabushiki Kaisha | Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device |
| JP2004134675A (ja) * | 2002-10-11 | 2004-04-30 | Sharp Corp | Soi基板、表示装置およびsoi基板の製造方法 |
| JP2004119943A (ja) * | 2002-09-30 | 2004-04-15 | Renesas Technology Corp | 半導体ウェハおよびその製造方法 |
| US7625808B2 (en) * | 2003-09-01 | 2009-12-01 | Sumco Corporation | Method for manufacturing bonded wafer |
| JP2006229047A (ja) | 2005-02-18 | 2006-08-31 | Renesas Technology Corp | 半導体装置及び半導体装置の製造方法 |
| JP5128064B2 (ja) * | 2005-06-17 | 2013-01-23 | 国立大学法人東北大学 | 半導体装置 |
| WO2007046290A1 (en) * | 2005-10-18 | 2007-04-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
| JP2007173354A (ja) * | 2005-12-20 | 2007-07-05 | Shin Etsu Chem Co Ltd | Soi基板およびsoi基板の製造方法 |
-
2008
- 2008-08-25 JP JP2008214783A patent/JP2009076890A/ja not_active Withdrawn
- 2008-08-27 US US12/230,331 patent/US8236630B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010161339A5 (enExample) | ||
| JP2009004736A5 (enExample) | ||
| US8841665B2 (en) | Method for manufacturing oxide thin film transistor | |
| JP2014007388A5 (ja) | 半導体装置の作製方法 | |
| JP2010016163A5 (enExample) | ||
| JP2009135465A5 (enExample) | ||
| JP2007067412A5 (enExample) | ||
| JP2009283923A5 (enExample) | ||
| JP2009027150A5 (enExample) | ||
| JP2011029637A5 (enExample) | ||
| JP2011142310A5 (ja) | 半導体装置の作製方法 | |
| JP2009010351A5 (enExample) | ||
| JP2009283496A5 (enExample) | ||
| JP2008311627A5 (enExample) | ||
| WO2008073926A3 (en) | Formation of epitaxial layers containing silicon | |
| JP2008270766A5 (enExample) | ||
| JP2009158937A5 (enExample) | ||
| JP2012216806A5 (enExample) | ||
| JP2010056542A5 (enExample) | ||
| JP2010034523A5 (enExample) | ||
| JP2009099900A5 (enExample) | ||
| JP2010041044A5 (enExample) | ||
| JP2009076753A5 (enExample) | ||
| JP2009135472A5 (enExample) | ||
| JP2009076890A5 (enExample) |