JP2008227020A - 電子部品の実装構造 - Google Patents
電子部品の実装構造 Download PDFInfo
- Publication number
- JP2008227020A JP2008227020A JP2007061018A JP2007061018A JP2008227020A JP 2008227020 A JP2008227020 A JP 2008227020A JP 2007061018 A JP2007061018 A JP 2007061018A JP 2007061018 A JP2007061018 A JP 2007061018A JP 2008227020 A JP2008227020 A JP 2008227020A
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- mounting structure
- solder bumps
- semiconductor chip
- mounting surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910000679 solder Inorganic materials 0.000 claims abstract description 96
- 239000000758 substrate Substances 0.000 claims abstract description 16
- 239000004065 semiconductor Substances 0.000 claims description 60
- 238000009826 distribution Methods 0.000 claims description 18
- 230000002093 peripheral effect Effects 0.000 claims description 8
- 230000007423 decrease Effects 0.000 claims description 5
- 230000002040 relaxant effect Effects 0.000 abstract 1
- 230000035882 stress Effects 0.000 description 24
- 230000008646 thermal stress Effects 0.000 description 18
- 238000004088 simulation Methods 0.000 description 10
- 238000004364 calculation method Methods 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 238000010008 shearing Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/1412—Layout
- H01L2224/1413—Square or rectangular array
- H01L2224/14132—Square or rectangular array being non uniform, i.e. having a non uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81194—Lateral distribution of the bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/094—Array of pads or lands differing from one another, e.g. in size, pitch or thickness; Using different connections on the pads
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Abstract
【解決手段】集積回路の実装構造10は、はんだバンプ1(1A〜1D)が実装面の中心部から外側に向かって、隣接するもの同士の間隔が小さくなるように配置され、例えば、中心部のはんだバンプ1Aとこの外側のはんだバンプ1BとはピッチP1の間隔で、はんだバンプ1Bとこの外側のはんだバンプ1CとはピッチP2の間隔で、はんだバンプ1Cとこの外側のはんだバンプ1DとはピッチP3(ここで、P1>P2>P3)の間隔でそれぞれ配置される。
【選択図】図1
Description
特許文献3に示されている集積回路の実装構造では、半導体チップの実装面に配置した突起状電極群の密度を、半導体チップの中央部に近い列が最も高く、それよりも外側の列ほど低くなるように設定されているが、このような突起状電極の配置は、半導体チップの実装面の中心部から外側に向かって分布密度が高くなるように突起状電極が配置される本願発明とは逆の関係になっている。
特許文献4に示されている集積回路の実装構造では、信頼性を向上するために突起状電極間の電位差を考慮して突起状電極が配置されているが、電子部品の温度上昇時に突起状電極に発生する応力を均一化するという本願発明の目的については考慮されていない。
特許文献5に示されている集積回路の実装構造では、突起状電極間のショートの発生を少なくするために突起状電極密度を規定値以上の所定の値に設定されているが、上述のように本願発明とは目的、手段を異にしている。
特許文献1では前述したように実装面の外周部のみに突起状電極であるはんだバンプ201を配置した半導体チップ202を対象にして、そのような配置のはんだバンプ201に発生する応力を緩和することを目的としてなされている。このようにはんだバンプを実装面の外周部のみに配置した半導体チップと、突起状電極を実装面全体に分布させるように配置した半導体チップとでは、集積回路動作中の温度上昇時に突起状電極に発生する応力の状況は異なってくる。したがって、特許文献1における問題解決手段をそのまま実装面全体にはんだバンプを分布させるように配置した本願発明に対して適用することはできない。
このような構成により、複数のはんだバンプ1に発生する応力の分布を全体のはんだバンプ1にわたって均一化させることができるので、電子部品動作中の温度上昇によりはんだバンプ1に発生する応力を緩和することにより、電子部品の信頼性を向上させることができる。
この例の電子部品の実装構造10は、同図に示すように、複数のはんだバンプ1(1A〜1D)が実装面全体に分布するようにX、Yの二次元方向に配置された半導体チップ2が、はんだバンプ1を介して基板3に実装される構成において、半導体チップ2の実装面の中心部から外側に向かって、はんだバンプ1が隣接するもの同士の間隔が小さくなるように配置されている。
したがって、複数のはんだバンプに発生する応力の分布を全体のはんだバンプにわたって均一化させることができるので、電子部品動作中の温度上昇によりはんだバンプに発生する応力を緩和させることにより、電子部品の信頼性を向上させることができる。
この例の電子部品の実装構造20は、同図に示すように、複数のはんだバンプ11が実装面全体に分布するようにX、Yの二次元方向に配置された半導体チップ12が、はんだバンプ11を介して基板に実装される構成において、実装面の中心部のはんだバンプ11Aとこの外側のはんだバンプ11BとはピッチP5の間隔で配置される一方、実装面の外周部のコーナ領域13A、13B、13Cには、ピッチP6(ここで、ピッチP5>P6)の間隔ではんだバンプ11Cが配置されている。
2,12 半導体チップ(電子部品チップ)
3 基板(配線基板)
10、20 電子部品の実装構造
13A〜13C 半導体チップの実装面のコーナ領域
Claims (5)
- 複数の突起状電極が実装面全体に分布するように配置された電子部品チップが、前記突起状電極を介して基板に実装される電子部品の実装構造であって、
前記電子部品チップの前記実装面の中心部から外側に向かって、分布密度が高くなるように前記突起状電極が配置されていることを特徴とする電子部品の実装構造。 - 前記電子部品チップの前記実装面の中心部から外側に向かって、隣接するもの同士の間隔が小さくなるように前記突起状電極が配置されていることを特徴とする請求項1記載の電子部品の実装構造。
- 前記電子部品チップの前記実装面の外周部に、該実装面の中心部に配置される前記突起状電極間の間隔よりも小さくなるように複数の前記突起状電極が配置されていることを特徴とする請求項1記載の電子部品の実装構造。
- 前記電子部品チップが半導体チップから成ることを特徴とする請求項1、2又は3記載の電子部品の実装構造。
- 前記半導体チップは前記突起状電極としてはんだバンプが配置されていることを特徴とする請求項4記載の電子部品の実装構造。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007061018A JP5056085B2 (ja) | 2007-03-09 | 2007-03-09 | 電子部品の実装構造 |
US12/043,468 US8362610B2 (en) | 2007-03-09 | 2008-03-06 | Mounting configuration of electronic component |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007061018A JP5056085B2 (ja) | 2007-03-09 | 2007-03-09 | 電子部品の実装構造 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008227020A true JP2008227020A (ja) | 2008-09-25 |
JP5056085B2 JP5056085B2 (ja) | 2012-10-24 |
Family
ID=39740824
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007061018A Expired - Fee Related JP5056085B2 (ja) | 2007-03-09 | 2007-03-09 | 電子部品の実装構造 |
Country Status (2)
Country | Link |
---|---|
US (1) | US8362610B2 (ja) |
JP (1) | JP5056085B2 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010123602A (ja) * | 2008-11-17 | 2010-06-03 | Nec Electronics Corp | 半導体装置及び半導体装置の製造方法 |
US9161438B2 (en) | 2010-03-31 | 2015-10-13 | Taiyo Yuden Co., Ltd. | Stress buffer layer and method for producing same |
CN108573885A (zh) * | 2017-03-07 | 2018-09-25 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制作方法和电子装置 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010047006A1 (ja) * | 2008-10-23 | 2010-04-29 | パナソニック株式会社 | 半導体装置およびその製造方法 |
CN103222039A (zh) * | 2010-11-16 | 2013-07-24 | 三菱电机株式会社 | 半导体元件、半导体装置以及半导体元件的制造方法 |
CN103311200B (zh) * | 2012-03-06 | 2016-05-18 | 北京君正集成电路股份有限公司 | 芯片封装 |
CN107210269B (zh) * | 2015-03-11 | 2020-07-28 | 英特尔公司 | 利用应变重分布层的可拉伸电子器件制造方法 |
US10622326B2 (en) * | 2017-08-18 | 2020-04-14 | Industrial Technology Research Institute | Chip package structure |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000124259A (ja) * | 1998-10-12 | 2000-04-28 | Sony Corp | Icチップ、半導体装置、及び、半導体装置の製造方法 |
JP2001176928A (ja) * | 1999-12-20 | 2001-06-29 | Nec Corp | 半導体装置 |
JP2004047758A (ja) * | 2002-07-12 | 2004-02-12 | Canon Inc | 半導体装置 |
JP2005012065A (ja) * | 2003-06-20 | 2005-01-13 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP2006216942A (ja) * | 2006-01-20 | 2006-08-17 | Seiko Epson Corp | 回路基板、バンプ付き半導体素子の実装構造、及び電気光学装置、並びに電子機器 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2611480B2 (ja) | 1989-03-08 | 1997-05-21 | 日本電気株式会社 | 無線電話装置 |
JP3367826B2 (ja) | 1996-06-14 | 2003-01-20 | 東芝マイクロエレクトロニクス株式会社 | 半導体メモリ装置及びその製造方法 |
JP2002246404A (ja) | 2001-02-16 | 2002-08-30 | Matsushita Electric Ind Co Ltd | バンプ付き半導体素子 |
JP2002270723A (ja) | 2001-03-12 | 2002-09-20 | Hitachi Ltd | 半導体装置、半導体チップおよび実装基板 |
WO2005065325A2 (en) * | 2003-12-24 | 2005-07-21 | Gelcore Llc | Optimized contact design for thermosonic bonding of flip-chip devices |
JP4913991B2 (ja) | 2004-02-26 | 2012-04-11 | セイコーエプソン株式会社 | 実装構造体、電気光学装置、および電子機器 |
JP4601365B2 (ja) * | 2004-09-21 | 2010-12-22 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
-
2007
- 2007-03-09 JP JP2007061018A patent/JP5056085B2/ja not_active Expired - Fee Related
-
2008
- 2008-03-06 US US12/043,468 patent/US8362610B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000124259A (ja) * | 1998-10-12 | 2000-04-28 | Sony Corp | Icチップ、半導体装置、及び、半導体装置の製造方法 |
JP2001176928A (ja) * | 1999-12-20 | 2001-06-29 | Nec Corp | 半導体装置 |
JP2004047758A (ja) * | 2002-07-12 | 2004-02-12 | Canon Inc | 半導体装置 |
JP2005012065A (ja) * | 2003-06-20 | 2005-01-13 | Renesas Technology Corp | 半導体装置およびその製造方法 |
JP2006216942A (ja) * | 2006-01-20 | 2006-08-17 | Seiko Epson Corp | 回路基板、バンプ付き半導体素子の実装構造、及び電気光学装置、並びに電子機器 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010123602A (ja) * | 2008-11-17 | 2010-06-03 | Nec Electronics Corp | 半導体装置及び半導体装置の製造方法 |
US8405209B2 (en) | 2008-11-17 | 2013-03-26 | Renesas Electronics Corporation | Semiconductor device with varying bump density regions and method of manufacturing the same |
US9161438B2 (en) | 2010-03-31 | 2015-10-13 | Taiyo Yuden Co., Ltd. | Stress buffer layer and method for producing same |
CN108573885A (zh) * | 2017-03-07 | 2018-09-25 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制作方法和电子装置 |
CN108573885B (zh) * | 2017-03-07 | 2021-03-23 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制作方法和电子装置 |
Also Published As
Publication number | Publication date |
---|---|
US8362610B2 (en) | 2013-01-29 |
US20080217770A1 (en) | 2008-09-11 |
JP5056085B2 (ja) | 2012-10-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5056085B2 (ja) | 電子部品の実装構造 | |
JP5222509B2 (ja) | 半導体装置 | |
KR100632807B1 (ko) | 반도체 칩 및 그를 포함하는 탭 패키지 | |
US10897820B2 (en) | Printed wiring board, printed circuit board, and electronic device | |
JP6110734B2 (ja) | 半導体装置 | |
KR20130076899A (ko) | 상부 ic 패키지와 결합하여 패키지-온-패키지 (pop) 어셈블리를 형성하는 하부 ic 패키지 구조체 및 그러한 하부 ic 패키지 구조체를 포함하는 pop 어셈블리 | |
US8456025B2 (en) | Semiconductor chip having staggered arrangement of bonding pads | |
US9818709B2 (en) | Semiconductor device and manufacturing method thereof | |
TW201409659A (zh) | 具有可變晶片間距之斜坡堆疊晶片封裝 | |
KR100834441B1 (ko) | 반도체 소자 및 이를 포함하는 패키지 | |
US7602058B2 (en) | Flip-chip semiconductor device with improved power pad arrangement | |
KR20150126133A (ko) | 반도체 패키지 | |
US20090108446A1 (en) | Electrode structure for semiconductor chip | |
US8587117B2 (en) | Stacked semiconductor chips having circuit element provided with each of the semiconductor chips | |
US20200168540A1 (en) | Semiconductor device and electronic device | |
US10211135B2 (en) | Semiconductor device | |
US20100283145A1 (en) | Stack structure with copper bumps | |
TWI748668B (zh) | 軟性電路板之佈線結構 | |
JP2007173388A (ja) | 半導体集積回路装置 | |
US11189597B2 (en) | Chip on film package | |
KR100612783B1 (ko) | 반도체 장치 | |
KR20130033150A (ko) | 기판 스트립 | |
JP2008085262A (ja) | 積層型半導体パッケージ | |
JP5113509B2 (ja) | 半導体装置 | |
US20060186403A1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100218 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110915 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110927 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111128 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120703 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120716 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150810 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5056085 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |