JP2008072716A5 - - Google Patents

Download PDF

Info

Publication number
JP2008072716A5
JP2008072716A5 JP2007237202A JP2007237202A JP2008072716A5 JP 2008072716 A5 JP2008072716 A5 JP 2008072716A5 JP 2007237202 A JP2007237202 A JP 2007237202A JP 2007237202 A JP2007237202 A JP 2007237202A JP 2008072716 A5 JP2008072716 A5 JP 2008072716A5
Authority
JP
Japan
Prior art keywords
data signal
equalization
incoming data
value
transition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2007237202A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008072716A (ja
Filing date
Publication date
Priority claimed from US11/522,284 external-priority patent/US7920621B2/en
Application filed filed Critical
Publication of JP2008072716A publication Critical patent/JP2008072716A/ja
Publication of JP2008072716A5 publication Critical patent/JP2008072716A5/ja
Pending legal-status Critical Current

Links

JP2007237202A 2006-09-14 2007-09-12 プログラマブルロジックデバイス用のデジタル適応回路網および方法 Pending JP2008072716A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/522,284 US7920621B2 (en) 2006-09-14 2006-09-14 Digital adaptation circuitry and methods for programmable logic devices

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2010291281A Division JP5291699B2 (ja) 2006-09-14 2010-12-27 プログラマブルロジックデバイス用のデジタル適応回路網および方法

Publications (2)

Publication Number Publication Date
JP2008072716A JP2008072716A (ja) 2008-03-27
JP2008072716A5 true JP2008072716A5 (enExample) 2010-10-14

Family

ID=38814282

Family Applications (4)

Application Number Title Priority Date Filing Date
JP2007237202A Pending JP2008072716A (ja) 2006-09-14 2007-09-12 プログラマブルロジックデバイス用のデジタル適応回路網および方法
JP2010291281A Expired - Fee Related JP5291699B2 (ja) 2006-09-14 2010-12-27 プログラマブルロジックデバイス用のデジタル適応回路網および方法
JP2011100172A Pending JP2011193505A (ja) 2006-09-14 2011-04-27 プログラマブルロジックデバイス用のデジタル適応回路網および方法
JP2013268773A Expired - Fee Related JP5889272B2 (ja) 2006-09-14 2013-12-26 プログラマブルロジックデバイス用のデジタル適応回路網および方法

Family Applications After (3)

Application Number Title Priority Date Filing Date
JP2010291281A Expired - Fee Related JP5291699B2 (ja) 2006-09-14 2010-12-27 プログラマブルロジックデバイス用のデジタル適応回路網および方法
JP2011100172A Pending JP2011193505A (ja) 2006-09-14 2011-04-27 プログラマブルロジックデバイス用のデジタル適応回路網および方法
JP2013268773A Expired - Fee Related JP5889272B2 (ja) 2006-09-14 2013-12-26 プログラマブルロジックデバイス用のデジタル適応回路網および方法

Country Status (4)

Country Link
US (2) US7920621B2 (enExample)
EP (1) EP1901507A1 (enExample)
JP (4) JP2008072716A (enExample)
CN (1) CN101145775A (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0504425D0 (en) * 2005-03-03 2005-04-06 Texas Instruments Ltd Equalisation circuit
US8477834B2 (en) 2006-11-16 2013-07-02 Rambus, Inc. Partial response decision-feedback equalization with adaptation based on edge samples
US7782088B1 (en) * 2007-02-15 2010-08-24 Altera Corporation Sharing adaptive dispersion compensation engine among programmable logic device serial interface channels
JP4859977B2 (ja) * 2007-02-27 2012-01-25 富士通株式会社 適応等化回路
US7916780B2 (en) * 2007-04-09 2011-03-29 Synerchip Co. Ltd Adaptive equalizer for use with clock and data recovery circuit of serial communication link
US8208528B1 (en) * 2007-12-13 2012-06-26 Altera Corporation Programmable adaptation convergence detection
US8369470B2 (en) * 2008-11-25 2013-02-05 Agere Systems, LLC Methods and apparatus for adapting one or more equalization parameters by reducing group delay spread
US8484518B2 (en) * 2009-04-28 2013-07-09 Alcatel Lucent System and method for consecutive identical digit reduction
US8063807B1 (en) 2009-04-30 2011-11-22 Altera Corporation Equalization circuitry including a digital-to-analog converter having a voltage divider and a multiplexer
US8707244B1 (en) 2010-08-20 2014-04-22 Altera Corporation Methods and systems for performing signal activity extraction
US8548108B2 (en) * 2011-02-14 2013-10-01 Fujitsu Limited Adaptive phase equalizer
US8705605B1 (en) 2011-11-03 2014-04-22 Altera Corporation Technique for providing loopback testing with single stage equalizer
CN102664842A (zh) * 2012-03-08 2012-09-12 无锡华大国奇科技有限公司 一种减小高速信号传输码间干扰的系统
TW201404105A (zh) * 2012-07-06 2014-01-16 Novatek Microelectronics Corp 時脈資料回復電路及方法
CN103546403A (zh) * 2012-07-11 2014-01-29 联咏科技股份有限公司 时钟数据回复电路及方法
CN112019225B (zh) * 2020-08-27 2022-07-05 群联电子股份有限公司 信号接收电路、存储器存储装置及均衡器电路的校准方法
US11303484B1 (en) * 2021-04-02 2022-04-12 Kandou Labs SA Continuous time linear equalization and bandwidth adaptation using asynchronous sampling
US11563605B2 (en) 2021-04-07 2023-01-24 Kandou Labs SA Horizontal centering of sampling point using multiple vertical voltage measurements
US11374800B1 (en) 2021-04-14 2022-06-28 Kandou Labs SA Continuous time linear equalization and bandwidth adaptation using peak detector
US11496282B1 (en) 2021-06-04 2022-11-08 Kandou Labs, S.A. Horizontal centering of sampling point using vertical vernier

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61105933A (ja) 1984-10-30 1986-05-24 Fujitsu Ltd サ−ビスチヤンネル信号抽出方式
JPH0614638B2 (ja) * 1985-07-31 1994-02-23 セルヴル ミシエル 局部クロック信号と受信データ信号とを再同期させる機構
GB9102936D0 (en) * 1991-02-12 1991-03-27 Shaye Communications Ltd Digital communications systems
JP3311951B2 (ja) * 1996-12-20 2002-08-05 富士通株式会社 符号多重送信装置
US5943331A (en) * 1997-02-28 1999-08-24 Interdigital Technology Corporation Orthogonal code synchronization system and method for spread spectrum CDMA communications
US6055269A (en) * 1997-10-06 2000-04-25 Sun Microsystems, Inc. Adaptive equalization technique using twice sampled non-return to zero data
JP4014501B2 (ja) 2002-12-26 2007-11-28 富士通株式会社 クロック復元回路およびデータ受信回路
JP4331641B2 (ja) 2004-04-09 2009-09-16 富士通株式会社 等化回路を有する受信回路
JP4516443B2 (ja) 2005-02-10 2010-08-04 富士通株式会社 適応等化回路
GB0504425D0 (en) 2005-03-03 2005-04-06 Texas Instruments Ltd Equalisation circuit
US7639737B2 (en) * 2006-04-27 2009-12-29 Rambus Inc. Adaptive equalization using correlation of edge samples with data patterns
US7801208B2 (en) * 2006-05-30 2010-09-21 Fujitsu Limited System and method for adjusting compensation applied to a signal using filter patterns

Similar Documents

Publication Publication Date Title
JP2008072716A5 (enExample)
JP2011103678A5 (enExample)
US7787536B2 (en) Adaptive equalizer apparatus with digital eye-opening monitor unit and method thereof
US7656340B2 (en) Systems and methods for pipelined analog to digital conversion
NO20073746L (no) Konfigurerbart filter og mottaker som innarbeider det samme
US20090303096A1 (en) Systems and methods for analog to digital conversion
TWI580231B (zh) 眼圖量測電路及其量測方法
US8416903B1 (en) Signal edge detection circuitry and methods
TW201404105A (zh) 時脈資料回復電路及方法
CN105323033A (zh) 一种多路帧头检测的方法和装置
JP2017017368A (ja) 音信号処理装置
JP2005333649A (ja) 動的位相整合方法および同装置
JP2004061510A5 (enExample)
US7721134B2 (en) Method for on-chip diagnostic testing and checking of receiver margins
CN102098115B (zh) 检测脉冲噪声的方法、装置和系统
CN102754407A (zh) 在低等待时间串行互连架构中提供反馈回路
CN101452306B (zh) 延迟级选择电路和其相关方法
JP6360578B1 (ja) デスキュー回路及びデスキュー方法
JP5194067B2 (ja) 誤り率測定装置及び誤り率測定方法
JP5298143B2 (ja) 判定帰還型自動等化器評価装置および判定帰還型自動等化器評価方法
JP2010245616A (ja) イコライザパラメータ設定装置およびイコライザパラメータ設定方法
JP4640993B2 (ja) 尤度演算装置
JPH03218114A (ja) ノイズ除去回路
WO2013078682A1 (zh) 处理数据流的方法及装置
CN104168016B (zh) 一种延迟锁相方法和电路