JP2007512704A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007512704A5 JP2007512704A5 JP2006541193A JP2006541193A JP2007512704A5 JP 2007512704 A5 JP2007512704 A5 JP 2007512704A5 JP 2006541193 A JP2006541193 A JP 2006541193A JP 2006541193 A JP2006541193 A JP 2006541193A JP 2007512704 A5 JP2007512704 A5 JP 2007512704A5
- Authority
- JP
- Japan
- Prior art keywords
- source
- drain contact
- contact region
- germanium
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/718,892 US7262105B2 (en) | 2003-11-21 | 2003-11-21 | Semiconductor device with silicided source/drains |
| PCT/US2004/035546 WO2005052992A2 (en) | 2003-11-21 | 2004-10-26 | Semiconductor device with silicided source/drains |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2007512704A JP2007512704A (ja) | 2007-05-17 |
| JP2007512704A5 true JP2007512704A5 (enExample) | 2007-12-06 |
Family
ID=34591179
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006541193A Withdrawn JP2007512704A (ja) | 2003-11-21 | 2004-10-26 | シリサイドをソース/ドレインに用いた半導体素子 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7262105B2 (enExample) |
| JP (1) | JP2007512704A (enExample) |
| KR (1) | KR20060126972A (enExample) |
| CN (1) | CN1883042A (enExample) |
| WO (1) | WO2005052992A2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005294360A (ja) * | 2004-03-31 | 2005-10-20 | Nec Electronics Corp | 半導体装置の製造方法 |
| US7253071B2 (en) * | 2004-06-02 | 2007-08-07 | Taiwan Semiconductor Manufacturing Company | Methods for enhancing the formation of nickel mono-silicide by reducing the formation of nickel di-silicide |
| US20090162966A1 (en) * | 2007-12-21 | 2009-06-25 | The Woodside Group Pte Ltd | Structure and method of formation of a solar cell |
| US20090159111A1 (en) * | 2007-12-21 | 2009-06-25 | The Woodside Group Pte. Ltd | Photovoltaic device having a textured metal silicide layer |
| JP2009182089A (ja) * | 2008-01-30 | 2009-08-13 | Panasonic Corp | 半導体装置の製造方法 |
| US8178430B2 (en) | 2009-04-08 | 2012-05-15 | International Business Machines Corporation | N-type carrier enhancement in semiconductors |
| CN102867748B (zh) * | 2011-07-06 | 2015-09-23 | 中国科学院微电子研究所 | 一种晶体管及其制作方法和包括该晶体管的半导体芯片 |
| US8648412B1 (en) | 2012-06-04 | 2014-02-11 | Semiconductor Components Industries, Llc | Trench power field effect transistor device and method |
| CN117712162A (zh) * | 2022-09-08 | 2024-03-15 | 联华电子股份有限公司 | N型金属氧化物半导体晶体管及其制作方法 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4243433A (en) * | 1978-01-18 | 1981-01-06 | Gibbons James F | Forming controlled inset regions by ion implantation and laser bombardment |
| JP2947654B2 (ja) * | 1990-10-31 | 1999-09-13 | キヤノン株式会社 | Mis型トランジスタ |
| US5296387A (en) * | 1991-03-06 | 1994-03-22 | National Semiconductor Corporation | Method of providing lower contact resistance in MOS transistor structures |
| JP3156436B2 (ja) * | 1993-04-05 | 2001-04-16 | 日本電気株式会社 | ヘテロ接合バイポーラトランジスタ |
| JP3219996B2 (ja) * | 1995-03-27 | 2001-10-15 | 株式会社東芝 | 半導体装置及びその製造方法 |
| US6399452B1 (en) * | 2000-07-08 | 2002-06-04 | Advanced Micro Devices, Inc. | Method of fabricating transistors with low thermal budget |
| US6486062B1 (en) * | 2000-08-10 | 2002-11-26 | Advanced Micro Devices, Inc. | Selective deposition of amorphous silicon for formation of nickel silicide with smooth interface on N-doped substrate |
| US6445016B1 (en) * | 2001-02-28 | 2002-09-03 | Advanced Micro Devices, Inc. | Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation |
| US20020187614A1 (en) * | 2001-04-16 | 2002-12-12 | Downey Daniel F. | Methods for forming ultrashallow junctions with low sheet resistance |
| US6998353B2 (en) * | 2001-11-05 | 2006-02-14 | Ibis Technology Corporation | Active wafer cooling during damage engineering implant to enhance buried oxide formation in SIMOX wafers |
| US6638802B1 (en) * | 2002-06-20 | 2003-10-28 | Intel Corporation | Forming strained source drain junction field effect transistors |
| US6797593B2 (en) * | 2002-09-13 | 2004-09-28 | Texas Instruments Incorporated | Methods and apparatus for improved mosfet drain extension activation |
| US20050054164A1 (en) * | 2003-09-09 | 2005-03-10 | Advanced Micro Devices, Inc. | Strained silicon MOSFETs having reduced diffusion of n-type dopants |
-
2003
- 2003-11-21 US US10/718,892 patent/US7262105B2/en not_active Expired - Fee Related
-
2004
- 2004-10-26 WO PCT/US2004/035546 patent/WO2005052992A2/en not_active Ceased
- 2004-10-26 CN CNA2004800339621A patent/CN1883042A/zh active Pending
- 2004-10-26 JP JP2006541193A patent/JP2007512704A/ja not_active Withdrawn
- 2004-10-26 KR KR1020067009850A patent/KR20060126972A/ko not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW480598B (en) | Forming steep lateral doping distribution at source/drain junctions | |
| JP2008147633A5 (enExample) | ||
| JP2010161397A5 (enExample) | ||
| JP2005539402A5 (enExample) | ||
| JP2005521265A5 (enExample) | ||
| TW200414371A (en) | Circuit element having a metal silicide region thermally stabilized by a barrier diffusion material | |
| JP2001298186A5 (enExample) | ||
| JP2002025931A (ja) | 半導体素子の製造方法 | |
| US6399452B1 (en) | Method of fabricating transistors with low thermal budget | |
| JP2007512704A5 (enExample) | ||
| CN100442444C (zh) | 用于提供具有活性掺杂剂层结构的半导体衬底的方法 | |
| JP2007513516A5 (enExample) | ||
| TW533482B (en) | Method of manufacturing a semiconductor device | |
| JP2009200334A5 (enExample) | ||
| TW200411781A (en) | Method of forming a nickel silicide region in a doped silicon-containing semiconductor area | |
| JP2005150267A5 (enExample) | ||
| CN100505184C (zh) | 金属硅化物制作中的选择性离子注入预非晶化方法 | |
| JP2005523573A5 (enExample) | ||
| JP2007512704A (ja) | シリサイドをソース/ドレインに用いた半導体素子 | |
| US8470703B2 (en) | Semiconductor device and method of fabricating the same | |
| US7098119B2 (en) | Thermal anneal process for strained-Si devices | |
| CN100456425C (zh) | 制作半导体器件的方法和利用这种方法得到的半导体器件 | |
| JP3744895B2 (ja) | Cmos型半導体装置の製造方法 | |
| WO2006134553A3 (en) | Semiconductor device having a polysilicon electrode | |
| CN105742349A (zh) | 改善mos器件性能的方法及mos器件结构 |