CN1883042A - 具有硅化源/漏的半导体器件 - Google Patents

具有硅化源/漏的半导体器件 Download PDF

Info

Publication number
CN1883042A
CN1883042A CNA2004800339621A CN200480033962A CN1883042A CN 1883042 A CN1883042 A CN 1883042A CN A2004800339621 A CNA2004800339621 A CN A2004800339621A CN 200480033962 A CN200480033962 A CN 200480033962A CN 1883042 A CN1883042 A CN 1883042A
Authority
CN
China
Prior art keywords
source
drain
atoms
implanting
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2004800339621A
Other languages
English (en)
Chinese (zh)
Inventor
德哈尔迈什·佳瓦拉尼
尼格尔·G·卡维
米歇尔·瑞登
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN1883042A publication Critical patent/CN1883042A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/24Alloying of impurity materials, e.g. doping materials, electrode materials, with a semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2658Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H10D30/0227Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/01Manufacture or treatment
    • H10D64/021Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
CNA2004800339621A 2003-11-21 2004-10-26 具有硅化源/漏的半导体器件 Pending CN1883042A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/718,892 US7262105B2 (en) 2003-11-21 2003-11-21 Semiconductor device with silicided source/drains
US10/718,892 2003-11-21

Publications (1)

Publication Number Publication Date
CN1883042A true CN1883042A (zh) 2006-12-20

Family

ID=34591179

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2004800339621A Pending CN1883042A (zh) 2003-11-21 2004-10-26 具有硅化源/漏的半导体器件

Country Status (5)

Country Link
US (1) US7262105B2 (enExample)
JP (1) JP2007512704A (enExample)
KR (1) KR20060126972A (enExample)
CN (1) CN1883042A (enExample)
WO (1) WO2005052992A2 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100413041C (zh) * 2004-06-02 2008-08-20 台湾积体电路制造股份有限公司 半导体元件的制造方法
CN102867748A (zh) * 2011-07-06 2013-01-09 中国科学院微电子研究所 一种晶体管及其制作方法和包括该晶体管的半导体芯片

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005294360A (ja) * 2004-03-31 2005-10-20 Nec Electronics Corp 半導体装置の製造方法
US20090162966A1 (en) * 2007-12-21 2009-06-25 The Woodside Group Pte Ltd Structure and method of formation of a solar cell
US20090159111A1 (en) * 2007-12-21 2009-06-25 The Woodside Group Pte. Ltd Photovoltaic device having a textured metal silicide layer
JP2009182089A (ja) * 2008-01-30 2009-08-13 Panasonic Corp 半導体装置の製造方法
US8178430B2 (en) 2009-04-08 2012-05-15 International Business Machines Corporation N-type carrier enhancement in semiconductors
US8648412B1 (en) 2012-06-04 2014-02-11 Semiconductor Components Industries, Llc Trench power field effect transistor device and method
CN117712162A (zh) * 2022-09-08 2024-03-15 联华电子股份有限公司 N型金属氧化物半导体晶体管及其制作方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4243433A (en) * 1978-01-18 1981-01-06 Gibbons James F Forming controlled inset regions by ion implantation and laser bombardment
JP2947654B2 (ja) * 1990-10-31 1999-09-13 キヤノン株式会社 Mis型トランジスタ
US5296387A (en) * 1991-03-06 1994-03-22 National Semiconductor Corporation Method of providing lower contact resistance in MOS transistor structures
JP3156436B2 (ja) * 1993-04-05 2001-04-16 日本電気株式会社 ヘテロ接合バイポーラトランジスタ
JP3219996B2 (ja) * 1995-03-27 2001-10-15 株式会社東芝 半導体装置及びその製造方法
US6399452B1 (en) * 2000-07-08 2002-06-04 Advanced Micro Devices, Inc. Method of fabricating transistors with low thermal budget
US6486062B1 (en) * 2000-08-10 2002-11-26 Advanced Micro Devices, Inc. Selective deposition of amorphous silicon for formation of nickel silicide with smooth interface on N-doped substrate
US6445016B1 (en) * 2001-02-28 2002-09-03 Advanced Micro Devices, Inc. Silicon-on-insulator (SOI) transistor having partial hetero source/drain junctions fabricated with high energy germanium implantation
US20020187614A1 (en) * 2001-04-16 2002-12-12 Downey Daniel F. Methods for forming ultrashallow junctions with low sheet resistance
US6998353B2 (en) * 2001-11-05 2006-02-14 Ibis Technology Corporation Active wafer cooling during damage engineering implant to enhance buried oxide formation in SIMOX wafers
US6638802B1 (en) * 2002-06-20 2003-10-28 Intel Corporation Forming strained source drain junction field effect transistors
US6797593B2 (en) * 2002-09-13 2004-09-28 Texas Instruments Incorporated Methods and apparatus for improved mosfet drain extension activation
US20050054164A1 (en) * 2003-09-09 2005-03-10 Advanced Micro Devices, Inc. Strained silicon MOSFETs having reduced diffusion of n-type dopants

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100413041C (zh) * 2004-06-02 2008-08-20 台湾积体电路制造股份有限公司 半导体元件的制造方法
CN101140886B (zh) * 2004-06-02 2010-06-02 台湾积体电路制造股份有限公司 半导体元件的制造方法
CN102867748A (zh) * 2011-07-06 2013-01-09 中国科学院微电子研究所 一种晶体管及其制作方法和包括该晶体管的半导体芯片
WO2013003986A1 (zh) * 2011-07-06 2013-01-10 中国科学院微电子研究所 一种晶体管及其制作方法和包括该晶体管的半导体芯片
US8835316B2 (en) 2011-07-06 2014-09-16 Institute of Microelectronics, Chinese Academy of Sciences Transistor with primary and semiconductor spacer, method for manufacturing transistor, and semiconductor chip comprising the transistor
CN102867748B (zh) * 2011-07-06 2015-09-23 中国科学院微电子研究所 一种晶体管及其制作方法和包括该晶体管的半导体芯片

Also Published As

Publication number Publication date
KR20060126972A (ko) 2006-12-11
US20050112829A1 (en) 2005-05-26
WO2005052992A3 (en) 2005-10-20
US7262105B2 (en) 2007-08-28
WO2005052992A2 (en) 2005-06-09
JP2007512704A (ja) 2007-05-17

Similar Documents

Publication Publication Date Title
US10868178B2 (en) Field effect transistor contact with reduced contact resistance using implantation process
KR100440840B1 (ko) 반도체 장치의 제조 방법 및 반도체 장치
US7118980B2 (en) Solid phase epitaxy recrystallization by laser annealing
US6297115B1 (en) Cmos processs with low thermal budget
JP2007515066A (ja) 固相エピタキシャル再成長を用いて接合の漏損を低減させた半導体基板及び同半導体基板の生産方法
US5998272A (en) Silicidation and deep source-drain formation prior to source-drain extension formation
US20070267660A1 (en) Method and apparatus for forming a semiconductor substrate with a layer structure of activated dopants
US8546259B2 (en) Nickel silicide formation for semiconductor components
CN1883042A (zh) 具有硅化源/漏的半导体器件
US20040087121A1 (en) Method of forming a nickel silicide region in a doped silicon-containing semiconductor area
CN1799125B (zh) 具有减少的热预算的结和硅化物的形成
CN100405581C (zh) 用于使用牺牲的注入层形成非无定形超薄半导体器件的方法
EP1524699B1 (en) Method for forming CMOS semiconductor devices having a notched gate insulator and devices thus obtained
CN1848390A (zh) 降低多晶耗尽效应的制作多晶硅栅极晶体管的方法
JP5010589B2 (ja) 半導体デバイス製造方法及びその方法により製造した半導体デバイスを備えた半導体集積回路チップ
KR20050118686A (ko) 반도체 장치 형성 방법 및 mis 유형 반도체 장치
JP5010352B2 (ja) 半導体装置の製造方法
WO2004042809A1 (en) Method of forming a nickel silicide region in a doped silicon-containing semiconductor area
KR20030050196A (ko) 반도체 소자의 제조 방법
TW200419703A (en) A method for fabricating a MOS transistor
KR20040054139A (ko) 반도체 소자의 제조 방법
KR20030055686A (ko) 반도체 소자의 금속 실리사이드막 제조방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication