JP2005523573A5 - - Google Patents

Download PDF

Info

Publication number
JP2005523573A5
JP2005523573A5 JP2003539090A JP2003539090A JP2005523573A5 JP 2005523573 A5 JP2005523573 A5 JP 2005523573A5 JP 2003539090 A JP2003539090 A JP 2003539090A JP 2003539090 A JP2003539090 A JP 2003539090A JP 2005523573 A5 JP2005523573 A5 JP 2005523573A5
Authority
JP
Japan
Prior art keywords
source
semiconductor device
forming
drain regions
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003539090A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005523573A (ja
Filing date
Publication date
Priority claimed from US09/983,625 external-priority patent/US6902966B2/en
Application filed filed Critical
Publication of JP2005523573A publication Critical patent/JP2005523573A/ja
Publication of JP2005523573A5 publication Critical patent/JP2005523573A5/ja
Pending legal-status Critical Current

Links

JP2003539090A 2001-10-25 2002-10-11 ドーパント活性化後の低温プロセス Pending JP2005523573A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/983,625 US6902966B2 (en) 2001-10-25 2001-10-25 Low-temperature post-dopant activation process
PCT/US2002/032555 WO2003036701A1 (en) 2001-10-25 2002-10-11 Low-temperature post-dopant activation process

Publications (2)

Publication Number Publication Date
JP2005523573A JP2005523573A (ja) 2005-08-04
JP2005523573A5 true JP2005523573A5 (enExample) 2006-08-10

Family

ID=25530028

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003539090A Pending JP2005523573A (ja) 2001-10-25 2002-10-11 ドーパント活性化後の低温プロセス

Country Status (6)

Country Link
US (1) US6902966B2 (enExample)
EP (1) EP1444725A1 (enExample)
JP (1) JP2005523573A (enExample)
KR (1) KR100920262B1 (enExample)
CN (1) CN1316569C (enExample)
WO (1) WO2003036701A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7422968B2 (en) * 2004-07-29 2008-09-09 Texas Instruments Incorporated Method for manufacturing a semiconductor device having silicided regions
US7018888B2 (en) * 2004-07-30 2006-03-28 Texas Instruments Incorporated Method for manufacturing improved sidewall structures for use in semiconductor devices
KR101113533B1 (ko) * 2006-03-08 2012-02-29 어플라이드 머티어리얼스, 인코포레이티드 기판상에 형성되는 구조체의 열적 처리를 위한 장치 및 방법
JP5309454B2 (ja) * 2006-10-11 2013-10-09 富士通セミコンダクター株式会社 半導体装置の製造方法
US7943512B2 (en) * 2007-12-13 2011-05-17 United Microelectronics Corp. Method for fabricating metal silicide
US7842590B2 (en) * 2008-04-28 2010-11-30 Infineon Technologies Austria Ag Method for manufacturing a semiconductor substrate including laser annealing
US8922189B2 (en) * 2008-11-18 2014-12-30 Texas Instruments Incorporated Controlled on-time buck PFC
CN102104006A (zh) * 2011-01-17 2011-06-22 复旦大学 一种场效应晶体管的制备方法
CN104025269B (zh) * 2012-11-12 2017-09-08 深圳市柔宇科技有限公司 一种自对准金属氧化物薄膜晶体管器件的制造方法
KR20160058499A (ko) 2014-11-17 2016-05-25 삼성전자주식회사 반도체 소자, 및 그 반도체 소자의 제조방법과 제조장치

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3504336B2 (ja) * 1994-06-15 2004-03-08 株式会社半導体エネルギー研究所 半導体装置の作製方法
US6300659B1 (en) * 1994-09-30 2001-10-09 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor and fabrication method for same
JP4130237B2 (ja) * 1995-01-28 2008-08-06 株式会社半導体エネルギー研究所 結晶性珪素膜の作製方法及び半導体装置の作製方法
US5977559A (en) * 1995-09-29 1999-11-02 Semiconductor Energy Laboratory Co., Ltd. Thin-film transistor having a catalyst element in its active regions
TW317643B (enExample) * 1996-02-23 1997-10-11 Handotai Energy Kenkyusho Kk
JPH10242081A (ja) 1996-12-26 1998-09-11 Sony Corp 半導体装置の製造方法
US6387803B2 (en) * 1997-01-29 2002-05-14 Ultratech Stepper, Inc. Method for forming a silicide region on a silicon body
US6066547A (en) * 1997-06-20 2000-05-23 Sharp Laboratories Of America, Inc. Thin-film transistor polycrystalline film formation by nickel induced, rapid thermal annealing method
JP4318768B2 (ja) * 1997-07-23 2009-08-26 株式会社半導体エネルギー研究所 半導体装置の作製方法
US5937315A (en) 1997-11-07 1999-08-10 Advanced Micro Devices, Inc. Self-aligned silicide gate technology for advanced submicron MOS devices
US6037204A (en) * 1998-08-07 2000-03-14 Taiwan Semiconductor Manufacturing Company Silicon and arsenic double implanted pre-amorphization process for salicide technology
US6291278B1 (en) 1999-05-03 2001-09-18 Advanced Micro Devices, Inc. Method of forming transistors with self aligned damascene gate contact
US6287925B1 (en) 2000-02-24 2001-09-11 Advanced Micro Devices, Inc. Formation of highly conductive junctions by rapid thermal anneal and laser thermal process
US6251757B1 (en) * 2000-02-24 2001-06-26 Advanced Micro Devices, Inc. Formation of highly activated shallow abrupt junction by thermal budget engineering
US6274488B1 (en) * 2000-04-12 2001-08-14 Ultratech Stepper, Inc. Method of forming a silicide region in a Si substrate and a device having same
US6420218B1 (en) * 2000-04-24 2002-07-16 Advanced Micro Devices, Inc. Ultra-thin-body SOI MOS transistors having recessed source and drain regions
US6365446B1 (en) * 2000-07-03 2002-04-02 Chartered Semiconductor Manufacturing Ltd. Formation of silicided ultra-shallow junctions using implant through metal technology and laser annealing process
US6399450B1 (en) * 2000-07-05 2002-06-04 Advanced Micro Devices, Inc. Low thermal budget process for manufacturing MOS transistors having elevated source and drain regions
TW509984B (en) * 2000-07-24 2002-11-11 United Microelectronics Corp Manufacture method of metal silicide
US6365476B1 (en) * 2000-10-27 2002-04-02 Ultratech Stepper, Inc. Laser thermal process for fabricating field-effect transistors
US6403434B1 (en) * 2001-02-09 2002-06-11 Advanced Micro Devices, Inc. Process for manufacturing MOS transistors having elevated source and drain regions and a high-k gate dielectric

Similar Documents

Publication Publication Date Title
TWI224868B (en) Method of forming poly-silicon thin film transistor
JP4128771B2 (ja) レーザアニーリングを用いた極浅接合形成方法
JP2012504345A5 (enExample)
US9246006B2 (en) Recrystallization of source and drain blocks from above
JP2006517343A5 (enExample)
JP2006516174A5 (enExample)
JP2009021568A5 (enExample)
JP2009076753A5 (enExample)
JP2005523573A5 (enExample)
JP2003224261A5 (enExample)
JP2005109389A5 (enExample)
JP2005532685A5 (enExample)
JP4377706B2 (ja) 薄膜半導体装置の製造方法
Yuen et al. Investigation of grain formation and growth in nickel-induced lateral crystallization process
CN103681312A (zh) 一种采用激光退火生成镍硅化物的方法
JP2001036078A5 (enExample)
CN103295905B (zh) 一种半导体器件及其形成方法
KR100596924B1 (ko) 반도체 트랜지스터 소자 및 그의 제조 방법
CN102569087A (zh) Mos晶体管及其制作方法
TWI303459B (en) Method of manufacturing mental oxide semiconductor and complementary mental oxide semiconductor
JP2001156295A5 (enExample)
CN106206257A (zh) 制备低温多晶硅薄膜及晶体管的方法
JPH08139331A (ja) 薄膜トランジスタの製造方法
KR100620235B1 (ko) 타이타늄 실리사이드 제조 방법
KR100541149B1 (ko) 반도체 소자의 제조방법