JP2006518523A - 異なったメモリ・アレイのカラムにより共有される電流制限ブリーダ・デバイスのための装置および方法 - Google Patents

異なったメモリ・アレイのカラムにより共有される電流制限ブリーダ・デバイスのための装置および方法 Download PDF

Info

Publication number
JP2006518523A
JP2006518523A JP2004557464A JP2004557464A JP2006518523A JP 2006518523 A JP2006518523 A JP 2006518523A JP 2004557464 A JP2004557464 A JP 2004557464A JP 2004557464 A JP2004557464 A JP 2004557464A JP 2006518523 A JP2006518523 A JP 2006518523A
Authority
JP
Japan
Prior art keywords
memory
columns
coupled
column
balanced circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004557464A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006518523A5 (enExample
Inventor
ジェイ． ウェイン トムソン，
ジョージ ビー． ラード，
ハワード シー． キルシュ，
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of JP2006518523A publication Critical patent/JP2006518523A/ja
Publication of JP2006518523A5 publication Critical patent/JP2006518523A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4094—Bit-line management or control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/005—Transfer gates, i.e. gates coupling the sense amplifier output to data lines, I/O lines or global bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
JP2004557464A 2002-12-03 2003-12-01 異なったメモリ・アレイのカラムにより共有される電流制限ブリーダ・デバイスのための装置および方法 Pending JP2006518523A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/309,572 US6934208B2 (en) 2002-12-03 2002-12-03 Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays
PCT/US2003/038226 WO2004051662A2 (en) 2002-12-03 2003-12-01 Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays

Publications (2)

Publication Number Publication Date
JP2006518523A true JP2006518523A (ja) 2006-08-10
JP2006518523A5 JP2006518523A5 (enExample) 2006-09-28

Family

ID=32392903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004557464A Pending JP2006518523A (ja) 2002-12-03 2003-12-01 異なったメモリ・アレイのカラムにより共有される電流制限ブリーダ・デバイスのための装置および方法

Country Status (8)

Country Link
US (1) US6934208B2 (enExample)
EP (1) EP1576347A2 (enExample)
JP (1) JP2006518523A (enExample)
KR (1) KR100788182B1 (enExample)
CN (1) CN101405809A (enExample)
AU (1) AU2003298793A1 (enExample)
TW (1) TWI285899B (enExample)
WO (1) WO2004051662A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6934208B2 (en) 2002-12-03 2005-08-23 Boise Technology, Inc. Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays
KR100587080B1 (ko) * 2004-05-17 2006-06-08 주식회사 하이닉스반도체 메모리 장치의 감지 증폭기를 제어하여 컬럼성 페일을검출하는 방법 및 그 장치
US7698607B2 (en) * 2004-06-15 2010-04-13 Intel Corporation Repairing microdisplay frame buffers
US10020038B1 (en) 2017-04-14 2018-07-10 Micron Technology, Inc. Apparatuses and methods for controlling wordlines and sense amplifiers

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5235550A (en) * 1991-05-16 1993-08-10 Micron Technology, Inc. Method for maintaining optimum biasing voltage and standby current levels in a DRAM array having repaired row-to-column shorts
US5499211A (en) * 1995-03-13 1996-03-12 International Business Machines Corporation Bit-line precharge current limiter for CMOS dynamic memories
JP3782227B2 (ja) * 1997-03-11 2006-06-07 株式会社東芝 半導体記憶装置
US5896334A (en) * 1997-08-14 1999-04-20 Micron Technology, Inc. Circuit and method for memory device with defect current isolation
JP3505373B2 (ja) * 1997-11-14 2004-03-08 株式会社東芝 半導体記憶装置
JP2000077628A (ja) * 1998-06-19 2000-03-14 Toshiba Corp 半導体記憶装置
US6078538A (en) * 1998-08-20 2000-06-20 Micron Technology, Inc. Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
JP2001052476A (ja) * 1999-08-05 2001-02-23 Mitsubishi Electric Corp 半導体装置
US6356492B1 (en) * 2000-08-16 2002-03-12 Micron Technology, Inc. Method and apparatus for reducing current drain caused by row to column shorts in a memory device
US6333882B1 (en) * 2000-08-25 2001-12-25 Micron Technology, Inc. Equilibration/pre-charge circuit for a memory device
US6678199B1 (en) * 2002-06-19 2004-01-13 Micron Technology, Inc. Memory device with sense amp equilibration circuit
US6934208B2 (en) 2002-12-03 2005-08-23 Boise Technology, Inc. Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays

Also Published As

Publication number Publication date
US6934208B2 (en) 2005-08-23
TW200428403A (en) 2004-12-16
AU2003298793A1 (en) 2004-06-23
US20040105333A1 (en) 2004-06-03
WO2004051662A2 (en) 2004-06-17
CN101405809A (zh) 2009-04-08
EP1576347A2 (en) 2005-09-21
KR20050084162A (ko) 2005-08-26
TWI285899B (en) 2007-08-21
KR100788182B1 (ko) 2008-01-02

Similar Documents

Publication Publication Date Title
US5844833A (en) DRAM with open digit lines and array edge reference sensing
KR950000757B1 (ko) 감지 증폭기를 갖는 반도체 메모리
US10607689B2 (en) Apparatuses and methods for providing driving signals in semiconductor devices
US6535439B2 (en) Full stress open digit line memory device
US5715189A (en) Semiconductor memory device having hierarchical bit line arrangement
WO2004042821A1 (ja) 半導体記憶装置
US7684272B2 (en) Semiconductor memory device with transfer switch and method of operating the device
US5959898A (en) Dynamic cell plate sensing and equilibration in a memory device
US8279692B2 (en) Semiconductor device having hierarchical data line structure and control method thereof
KR20070049266A (ko) 에지 서브 어레이에 완전한 데이터 패턴을 기입할 수 있는오픈 비트 라인 구조를 가지는 메모리 코어, 이를 구비한반도체 메모리 장치, 및 에지 서브 어레이 테스트 방법
KR100197764B1 (ko) 반도체 기억장치
US7492648B2 (en) Reducing leakage current in memory device using bitline isolation
US6590819B1 (en) Digit line equilibration using time-multiplexed isolation
US5973975A (en) Method and circuit for sharing sense amplifier drivers
US7697357B2 (en) Negative voltage driving for the digit line isolation gates
JP2000182374A (ja) ダイナミック型半導体メモリ
JP2006518523A (ja) 異なったメモリ・アレイのカラムにより共有される電流制限ブリーダ・デバイスのための装置および方法
US6697293B2 (en) Localized direct sense architecture
US11158362B2 (en) Semiconductor memory device
JPH0589700A (ja) 高速並列テストの機構
JP2722853B2 (ja) 半導体メモリ装置
US6226208B1 (en) Semiconductor memory device with hierarchical control signal lines
JPH1125674A (ja) 半導体記憶装置
JPH08321172A (ja) ダイナミック型半導体記憶装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060808

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070628

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070907

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20070907

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080811

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080819

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20081118

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081118

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20081118

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090120