JP2006518523A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006518523A5 JP2006518523A5 JP2004557464A JP2004557464A JP2006518523A5 JP 2006518523 A5 JP2006518523 A5 JP 2006518523A5 JP 2004557464 A JP2004557464 A JP 2004557464A JP 2004557464 A JP2004557464 A JP 2004557464A JP 2006518523 A5 JP2006518523 A5 JP 2006518523A5
- Authority
- JP
- Japan
- Prior art keywords
- memory
- coupled
- columns
- column
- memory array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/309,572 US6934208B2 (en) | 2002-12-03 | 2002-12-03 | Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays |
| PCT/US2003/038226 WO2004051662A2 (en) | 2002-12-03 | 2003-12-01 | Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006518523A JP2006518523A (ja) | 2006-08-10 |
| JP2006518523A5 true JP2006518523A5 (enExample) | 2006-09-28 |
Family
ID=32392903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004557464A Pending JP2006518523A (ja) | 2002-12-03 | 2003-12-01 | 異なったメモリ・アレイのカラムにより共有される電流制限ブリーダ・デバイスのための装置および方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6934208B2 (enExample) |
| EP (1) | EP1576347A2 (enExample) |
| JP (1) | JP2006518523A (enExample) |
| KR (1) | KR100788182B1 (enExample) |
| CN (1) | CN101405809A (enExample) |
| AU (1) | AU2003298793A1 (enExample) |
| TW (1) | TWI285899B (enExample) |
| WO (1) | WO2004051662A2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6934208B2 (en) | 2002-12-03 | 2005-08-23 | Boise Technology, Inc. | Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays |
| KR100587080B1 (ko) * | 2004-05-17 | 2006-06-08 | 주식회사 하이닉스반도체 | 메모리 장치의 감지 증폭기를 제어하여 컬럼성 페일을검출하는 방법 및 그 장치 |
| US7698607B2 (en) * | 2004-06-15 | 2010-04-13 | Intel Corporation | Repairing microdisplay frame buffers |
| US10020038B1 (en) | 2017-04-14 | 2018-07-10 | Micron Technology, Inc. | Apparatuses and methods for controlling wordlines and sense amplifiers |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5235550A (en) * | 1991-05-16 | 1993-08-10 | Micron Technology, Inc. | Method for maintaining optimum biasing voltage and standby current levels in a DRAM array having repaired row-to-column shorts |
| US5499211A (en) * | 1995-03-13 | 1996-03-12 | International Business Machines Corporation | Bit-line precharge current limiter for CMOS dynamic memories |
| JP3782227B2 (ja) * | 1997-03-11 | 2006-06-07 | 株式会社東芝 | 半導体記憶装置 |
| US5896334A (en) * | 1997-08-14 | 1999-04-20 | Micron Technology, Inc. | Circuit and method for memory device with defect current isolation |
| JP3505373B2 (ja) * | 1997-11-14 | 2004-03-08 | 株式会社東芝 | 半導体記憶装置 |
| JP2000077628A (ja) * | 1998-06-19 | 2000-03-14 | Toshiba Corp | 半導体記憶装置 |
| US6078538A (en) * | 1998-08-20 | 2000-06-20 | Micron Technology, Inc. | Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts |
| JP2001052476A (ja) * | 1999-08-05 | 2001-02-23 | Mitsubishi Electric Corp | 半導体装置 |
| US6356492B1 (en) * | 2000-08-16 | 2002-03-12 | Micron Technology, Inc. | Method and apparatus for reducing current drain caused by row to column shorts in a memory device |
| US6333882B1 (en) * | 2000-08-25 | 2001-12-25 | Micron Technology, Inc. | Equilibration/pre-charge circuit for a memory device |
| US6678199B1 (en) * | 2002-06-19 | 2004-01-13 | Micron Technology, Inc. | Memory device with sense amp equilibration circuit |
| US6934208B2 (en) | 2002-12-03 | 2005-08-23 | Boise Technology, Inc. | Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays |
-
2002
- 2002-12-03 US US10/309,572 patent/US6934208B2/en not_active Expired - Lifetime
-
2003
- 2003-12-01 WO PCT/US2003/038226 patent/WO2004051662A2/en not_active Ceased
- 2003-12-01 JP JP2004557464A patent/JP2006518523A/ja active Pending
- 2003-12-01 KR KR1020057010141A patent/KR100788182B1/ko not_active Expired - Fee Related
- 2003-12-01 AU AU2003298793A patent/AU2003298793A1/en not_active Abandoned
- 2003-12-01 CN CNA200380109481XA patent/CN101405809A/zh active Pending
- 2003-12-01 EP EP03796551A patent/EP1576347A2/en not_active Withdrawn
- 2003-12-02 TW TW092133863A patent/TWI285899B/zh not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6452862B1 (en) | Semiconductor memory device having hierarchical word line structure | |
| JP2005063548A5 (enExample) | ||
| JP2005293759A5 (enExample) | ||
| KR920001542A (ko) | 감지 증폭기를 갖는 반도체 메모리 | |
| US8050071B2 (en) | Memory core and semiconductor memory device having the same | |
| US20050122769A1 (en) | Magnetic memory device | |
| JP2008276826A (ja) | 半導体装置 | |
| KR930001214A (ko) | 반도체 기억장치 | |
| ATE317586T1 (de) | Cmos speicher (vom mehrtoregistertyp) mit leistungsreduziertem spaltenmultiplexierungsschema | |
| CN107039070B (zh) | 用于选择性地执行隔离功能的半导体器件及其布局替代方法 | |
| JP2003223788A5 (enExample) | ||
| KR940008227A (ko) | 개량된 증폭기 회로와 그것을 사용하는 반도체 기억장치 | |
| KR101208963B1 (ko) | 오픈 비트 라인 구조의 반도체 장치 | |
| JP2865078B2 (ja) | 半導体記憶装置 | |
| JP5244713B2 (ja) | 半導体記憶装置 | |
| JP2010113793A (ja) | 半導体記憶装置 | |
| TWI224336B (en) | Semiconductor memory device having a sub-amplifier configuration | |
| JP2006518523A5 (enExample) | ||
| JP2011170918A (ja) | 半導体記憶装置 | |
| US6879524B2 (en) | Memory I/O buffer using shared read/write circuitry | |
| JP2001155490A5 (enExample) | ||
| JP2004213830A5 (enExample) | ||
| JP2016035796A (ja) | 低消費電力のメモリ装置 | |
| JP2010524304A5 (enExample) | ||
| JP4272592B2 (ja) | 半導体集積回路 |