CN101405809A - 用于由多列不同存储器阵列共享的限流分压器的装置和方法 - Google Patents

用于由多列不同存储器阵列共享的限流分压器的装置和方法 Download PDF

Info

Publication number
CN101405809A
CN101405809A CNA200380109481XA CN200380109481A CN101405809A CN 101405809 A CN101405809 A CN 101405809A CN A200380109481X A CNA200380109481X A CN A200380109481XA CN 200380109481 A CN200380109481 A CN 200380109481A CN 101405809 A CN101405809 A CN 101405809A
Authority
CN
China
Prior art keywords
row
memory
memory array
balancing circuitry
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA200380109481XA
Other languages
English (en)
Chinese (zh)
Inventor
J·韦恩·汤普森
乔治·B·拉德
霍华德·C·基尔希
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of CN101405809A publication Critical patent/CN101405809A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4094—Bit-line management or control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/005—Transfer gates, i.e. gates coupling the sense amplifier output to data lines, I/O lines or global bit lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
CNA200380109481XA 2002-12-03 2003-12-01 用于由多列不同存储器阵列共享的限流分压器的装置和方法 Pending CN101405809A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/309,572 US6934208B2 (en) 2002-12-03 2002-12-03 Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays
US10/309,572 2002-12-03

Publications (1)

Publication Number Publication Date
CN101405809A true CN101405809A (zh) 2009-04-08

Family

ID=32392903

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA200380109481XA Pending CN101405809A (zh) 2002-12-03 2003-12-01 用于由多列不同存储器阵列共享的限流分压器的装置和方法

Country Status (8)

Country Link
US (1) US6934208B2 (enExample)
EP (1) EP1576347A2 (enExample)
JP (1) JP2006518523A (enExample)
KR (1) KR100788182B1 (enExample)
CN (1) CN101405809A (enExample)
AU (1) AU2003298793A1 (enExample)
TW (1) TWI285899B (enExample)
WO (1) WO2004051662A2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6934208B2 (en) 2002-12-03 2005-08-23 Boise Technology, Inc. Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays
KR100587080B1 (ko) * 2004-05-17 2006-06-08 주식회사 하이닉스반도체 메모리 장치의 감지 증폭기를 제어하여 컬럼성 페일을검출하는 방법 및 그 장치
US7698607B2 (en) * 2004-06-15 2010-04-13 Intel Corporation Repairing microdisplay frame buffers
US10020038B1 (en) 2017-04-14 2018-07-10 Micron Technology, Inc. Apparatuses and methods for controlling wordlines and sense amplifiers

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5235550A (en) * 1991-05-16 1993-08-10 Micron Technology, Inc. Method for maintaining optimum biasing voltage and standby current levels in a DRAM array having repaired row-to-column shorts
US5499211A (en) * 1995-03-13 1996-03-12 International Business Machines Corporation Bit-line precharge current limiter for CMOS dynamic memories
JP3782227B2 (ja) * 1997-03-11 2006-06-07 株式会社東芝 半導体記憶装置
US5896334A (en) * 1997-08-14 1999-04-20 Micron Technology, Inc. Circuit and method for memory device with defect current isolation
JP3505373B2 (ja) * 1997-11-14 2004-03-08 株式会社東芝 半導体記憶装置
JP2000077628A (ja) * 1998-06-19 2000-03-14 Toshiba Corp 半導体記憶装置
US6078538A (en) * 1998-08-20 2000-06-20 Micron Technology, Inc. Method and apparatus for reducing bleed currents within a DRAM array having row-to-column shorts
JP2001052476A (ja) * 1999-08-05 2001-02-23 Mitsubishi Electric Corp 半導体装置
US6356492B1 (en) * 2000-08-16 2002-03-12 Micron Technology, Inc. Method and apparatus for reducing current drain caused by row to column shorts in a memory device
US6333882B1 (en) * 2000-08-25 2001-12-25 Micron Technology, Inc. Equilibration/pre-charge circuit for a memory device
US6678199B1 (en) * 2002-06-19 2004-01-13 Micron Technology, Inc. Memory device with sense amp equilibration circuit
US6934208B2 (en) 2002-12-03 2005-08-23 Boise Technology, Inc. Apparatus and method for a current limiting bleeder device shared by columns of different memory arrays

Also Published As

Publication number Publication date
US6934208B2 (en) 2005-08-23
TW200428403A (en) 2004-12-16
AU2003298793A1 (en) 2004-06-23
US20040105333A1 (en) 2004-06-03
WO2004051662A2 (en) 2004-06-17
EP1576347A2 (en) 2005-09-21
KR20050084162A (ko) 2005-08-26
TWI285899B (en) 2007-08-21
JP2006518523A (ja) 2006-08-10
KR100788182B1 (ko) 2008-01-02

Similar Documents

Publication Publication Date Title
KR100304506B1 (ko) 어레이에지기준감지동작을수행하는dram
US20020000873A1 (en) Semiconductor device having hierarchical power supply line structure improved in operating speed
JPH0381233B2 (enExample)
US6661714B2 (en) Integrated circuit memory devices having sense amplifiers therein that receive nominal and boosted supply voltages when active and methods of operating same
JPH0518198B2 (enExample)
JP2002208277A (ja) 半導体記憶装置のセンスアンプ制御回路
KR19990022584A (ko) Ｄｒａｍ의 글로벌 비트 라인을 이용한 싱글-엔드 센싱
KR20010078352A (ko) 반도체 기억 장치
JP2002074960A (ja) 半導体記憶装置
US20110007557A1 (en) Semiconductor memory device
KR20150087202A (ko) 반도체 장치
US8279692B2 (en) Semiconductor device having hierarchical data line structure and control method thereof
KR100261217B1 (ko) 반도체 메모리장치의 셀 어레이 제어장치
US6590819B1 (en) Digit line equilibration using time-multiplexed isolation
CN101405809A (zh) 用于由多列不同存储器阵列共享的限流分压器的装置和方法
KR100284467B1 (ko) Dram센싱을위한셀플레이트기준화
US20040075104A1 (en) Semiconductor integrated circuit comprising sense amplifier activating circuit for activating sense amplifier circuit
US5023842A (en) Semiconductor memory having improved sense amplifiers
US20070097764A1 (en) Capacitor supported precharging of memory digit lines
US7948811B2 (en) Memory with shared read/write circuit
JP2885415B2 (ja) ダイナミック型半導体記憶装置
JP2672529B2 (ja) 半導体記憶装置
KR100555456B1 (ko) 데이터 전송 회로 및 그 데이터 전송방법
KR100736648B1 (ko) 반도체 기억 장치 및 반도체 기억 장치의 제어 방법
KR20050043093A (ko) 저전압 동작특성을 개선하기 위한 로컬 센스 앰프를 갖는반도체 메모리 장치

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20090408