JP2006518151A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2006518151A5 JP2006518151A5 JP2006503296A JP2006503296A JP2006518151A5 JP 2006518151 A5 JP2006518151 A5 JP 2006518151A5 JP 2006503296 A JP2006503296 A JP 2006503296A JP 2006503296 A JP2006503296 A JP 2006503296A JP 2006518151 A5 JP2006518151 A5 JP 2006518151A5
- Authority
- JP
- Japan
- Prior art keywords
- vco
- frequency
- pll
- phase difference
- reference frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Claims (3)
- 位相同期ループ(PLL)シンセサイザにおいて少なくとも1つの電圧制御発振器(VCO)を粗調整するためのシステムであって、
VCO周波数と基準周波数との間の位相差があることを判定し、かつ前記VCO周波数と基準周波数との位相差が2πラジアン以上の場合に誤差信号を出力するための位相周波数検出器(PFD)と、
前記PFDに生成された誤差信号の数を追従するための監視装置とを有し、
前記VCOの自走周波数は前記監視装置の回路がほぼ所定のレベルに到達する場合に粗調整され得るシステム。 - 電圧制御発振器(VCO)の自走周波数と所定の基準周波数との間の位相差に基づき少なくとも1つのVCOを粗調整するためのシステムを有する位相同期ループ(PLL)シンセサイザであって、
前記VCOの自走周波数と前記所定の基準周波数との間の前記位相差を検出し、かつ前記VCOの自走周波数と前記所定の基準周波数との間の前記位相差が360度以上である時に補正信号を出力するための位相周波数検出器(PFD)と、
前記PFDに生成された補正信号の数を監視するための少なくとも1つの制御装置と、
前記PLLを開ループ状態および閉ループ状態の両方に割り当てるためのマルチプレクサ(MUX)とを有し、
前記少なくとも1つの制御装置における補正信号の計数が所定のレベルに到達した時に、前記少なくとも1つの制御装置は、前記MUXが前記PLLを開ループ状態に変化させるように制御し、かつ前記少なくとも1つのVCOの自走周波数を粗調整するPLLシンセサイザ。 - 位相同期ループ(PLL)シンセサイザにおいて少なくとも1つの電圧制御発振器(VCO)を粗調整モードで粗調整するための方法であって、
前記少なくとも1つのVCOの動作周波数と所定の基準周波数との間の位相差を計測する計測工程と、
2πラジアンより大きな位相差に応じて誤差補正信号を出力する誤差補正信号出力工程と、
少なくとも1つの制御装置を用いて前記誤差補正信号の数を監視する監視工程と、
前記誤差補正信号の数が所定の数に達したことに基づいて前記PLLシンセサイザを開とする開工程と、
前記VCOの前記動作周波数を前記基準周波数とほぼ一致させるために前記VCOを粗調整する粗調整工程とから成る方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/367,007 US6774732B1 (en) | 2003-02-14 | 2003-02-14 | System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-PI slip detection |
PCT/US2004/003098 WO2004075411A2 (en) | 2003-02-14 | 2004-02-04 | System and method for coarse tuning a phase locked loop (pll) synthesizer using 2-pi slip detection |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006518151A JP2006518151A (ja) | 2006-08-03 |
JP2006518151A5 true JP2006518151A5 (ja) | 2007-03-22 |
Family
ID=32824695
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006503296A Pending JP2006518151A (ja) | 2003-02-14 | 2004-02-04 | 2パイ・スリップ検出を用いて位相同期ループ(pll)シンセサイザを粗調整するためのシステムおよび方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6774732B1 (ja) |
JP (1) | JP2006518151A (ja) |
KR (1) | KR101082724B1 (ja) |
CN (1) | CN100483947C (ja) |
TW (1) | TW200509537A (ja) |
WO (1) | WO2004075411A2 (ja) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7224951B1 (en) * | 2003-09-11 | 2007-05-29 | Xilinx, Inc. | PMA RX in coarse loop for high speed sampling |
US6954091B2 (en) * | 2003-11-25 | 2005-10-11 | Lsi Logic Corporation | Programmable phase-locked loop |
US7248122B2 (en) * | 2005-09-14 | 2007-07-24 | Fairchild Semiconductor Corporation | Method and apparatus for generating a serial clock without a PLL |
NL1031209C2 (nl) * | 2006-02-22 | 2007-08-24 | Enraf Bv | Werkwijze en inrichting voor het nauwkeurig vaststellen van het niveau L van een vloeistof met behulp van naar het vloeistofniveau uitgestraalde radarsignalen en door het vloeistofniveau gereflecteerde radarsignalen. |
US7412617B2 (en) | 2006-04-06 | 2008-08-12 | Mediatek Inc. | Phase frequency detector with limited output pulse width and method thereof |
KR100842727B1 (ko) * | 2006-11-15 | 2008-07-01 | 삼성전자주식회사 | 전압 제어 발진기 및 이를 구비한 위상고정루프회로 |
US7692497B2 (en) * | 2007-02-12 | 2010-04-06 | Analogix Semiconductor, Inc. | PLLS covering wide operating frequency ranges |
NL1034327C2 (nl) * | 2007-09-04 | 2009-03-05 | Enraf Bv | Werkwijze en inrichting voor het binnen een bepaald meetbereik vaststellen van het niveau L van een vloeistof met behulp van naar het vloeistofniveau uitgestraalde radarsignalen en door het vloeistofniveau gereflecteerde radarsignalen. |
US8010072B1 (en) * | 2008-06-18 | 2011-08-30 | Atheros Communications, Inc. | Charge pump current compensation for phase-locked loop frequency synthesizer systems |
US8401140B2 (en) | 2008-09-05 | 2013-03-19 | Freescale Semiconductor, Inc. | Phase/frequency detector for a phase-locked loop that samples on both rising and falling edges of a reference signal |
US8224594B2 (en) * | 2008-09-18 | 2012-07-17 | Enraf B.V. | Apparatus and method for dynamic peak detection, identification, and tracking in level gauging applications |
US8659472B2 (en) * | 2008-09-18 | 2014-02-25 | Enraf B.V. | Method and apparatus for highly accurate higher frequency signal generation and related level gauge |
US8271212B2 (en) * | 2008-09-18 | 2012-09-18 | Enraf B.V. | Method for robust gauging accuracy for level gauges under mismatch and large opening effects in stillpipes and related apparatus |
US8513992B1 (en) * | 2010-09-10 | 2013-08-20 | Integrated Device Technology, Inc. | Method and apparatus for implementation of PLL minimum frequency via voltage comparison |
JP5703882B2 (ja) | 2011-03-22 | 2015-04-22 | 富士通株式会社 | デジタルpll回路及びクロック生成方法 |
US8508308B2 (en) * | 2011-09-01 | 2013-08-13 | Lsi Corporation | Automatic frequency calibration of a multi-LCVCO phase locked loop with adaptive thresholds and programmable center control voltage |
US9046406B2 (en) | 2012-04-11 | 2015-06-02 | Honeywell International Inc. | Advanced antenna protection for radars in level gauging and other applications |
CN103067000B (zh) * | 2012-12-17 | 2016-02-10 | 江汉大学 | 基于量子系统的伺服系统模型 |
US9350366B2 (en) | 2013-10-18 | 2016-05-24 | Raytheon Company | Phase-locked loop filter with coarse and fine tuning |
CN103684433B (zh) * | 2013-12-18 | 2016-08-17 | 北京航天测控技术有限公司 | 一种宽带频综装置 |
KR102375949B1 (ko) | 2015-01-02 | 2022-03-17 | 삼성전자주식회사 | 주파수 합성기의 출력을 제어하기 위한 장치 및 방법 |
US20230008340A1 (en) * | 2021-07-09 | 2023-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Coarse-Mover with Sequential Finer Tuning Step |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4764737A (en) * | 1987-11-20 | 1988-08-16 | Motorola, Inc. | Frequency synthesizer having digital phase detector with optimal steering and level-type lock indication |
KR940005459A (ko) | 1992-06-22 | 1994-03-21 | 모리시타 요이찌 | Pll회로 |
US5686864A (en) | 1995-09-05 | 1997-11-11 | Motorola, Inc. | Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer |
JP2845185B2 (ja) * | 1995-11-29 | 1999-01-13 | 日本電気株式会社 | Pll回路 |
JP2914287B2 (ja) * | 1996-03-08 | 1999-06-28 | 日本電気株式会社 | Pll回路 |
US5736904A (en) | 1996-12-02 | 1998-04-07 | Motorola, Inc. | Automatic trimming of a controlled oscillator in a phase locked loop |
US5942949A (en) * | 1997-10-14 | 1999-08-24 | Lucent Technologies Inc. | Self-calibrating phase-lock loop with auto-trim operations for selecting an appropriate oscillator operating curve |
US6256362B1 (en) * | 1998-06-30 | 2001-07-03 | Texas Instruments Incorporated | Frequency acquisition circuit and method for a phase locked loop |
US6313707B1 (en) * | 1998-11-09 | 2001-11-06 | Agere Systems Guardian Corp. | Digital phase-locked loop with pulse controlled charge pump |
FR2798019B1 (fr) * | 1999-08-26 | 2002-08-16 | Cit Alcatel | Synthetiseur de frequences a boucle de phase |
CN1307406A (zh) * | 2000-01-27 | 2001-08-08 | 华为技术有限公司 | 数字锁相环的滤波方法 |
JP2001230667A (ja) * | 2000-02-16 | 2001-08-24 | Nec Corp | 位相調整回路 |
-
2003
- 2003-02-14 US US10/367,007 patent/US6774732B1/en not_active Expired - Lifetime
-
2004
- 2004-02-04 WO PCT/US2004/003098 patent/WO2004075411A2/en active Application Filing
- 2004-02-04 JP JP2006503296A patent/JP2006518151A/ja active Pending
- 2004-02-04 CN CNB2004800040588A patent/CN100483947C/zh not_active Expired - Fee Related
- 2004-02-04 KR KR1020057014941A patent/KR101082724B1/ko active IP Right Grant
- 2004-02-13 TW TW093103504A patent/TW200509537A/zh unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2006518151A5 (ja) | ||
US7256656B2 (en) | All-digital phase-locked loop | |
US7719330B2 (en) | Phase locked loop device and control method thereof | |
US6917229B2 (en) | Delay locked loop having low jitter in semiconductor device | |
US10090994B2 (en) | Automatic detection of change in PLL locking trend | |
KR100918355B1 (ko) | 지연 고정 루프 또는 위상 고정 루프를 루프 주파수의함수로서 제어하기 위한 장치 및 방법 | |
TW200735537A (en) | Phase-locked loop circuit, delay-locked loop circuit and method of tuning output frequencies of the same | |
TW200715700A (en) | Calibration circuit and operation method for voltage-controlled oscillator | |
US6774732B1 (en) | System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-PI slip detection | |
US7852133B2 (en) | Phase-locked loop (PLL) having extended tracking range | |
US8358159B1 (en) | Adaptive phase-locked loop (PLL) multi-band calibration | |
TW200635233A (en) | A linear phase-locked loop with dual tuning elements | |
JP4355350B2 (ja) | 発振周波数制御回路 | |
TW201014188A (en) | Phase locked loop and method for calibrating time constant | |
CN107017866A (zh) | 信号产生器和信号产生方法 | |
JP2003133949A5 (ja) | ||
JP2011188305A (ja) | Pll装置 | |
US7202716B1 (en) | Apparatus and method of controlling and tuning a fine calibration for clock source synchronization in dual loop of hybrid phase and time domain | |
US9413365B2 (en) | Oscillator with controllable frequency | |
TW200306076A (en) | Duty cycle correction based frequency multiplier | |
US7551039B2 (en) | Phase adjustment in phase-locked loops using multiple oscillator signals | |
US9240794B2 (en) | Apparatus and methods for phase-locked loop startup operation | |
JP2007166003A (ja) | Pll回路 | |
US20070237277A1 (en) | Method and Integrated Circuit for Controlling an Oscillator Signal | |
TWI500269B (zh) | 具電流補償機制的鎖相迴路及其方法 |