JP2006504275A - 熱可塑性物質からなるアンダーフィル材を有する電子部品、およびその製造方法 - Google Patents
熱可塑性物質からなるアンダーフィル材を有する電子部品、およびその製造方法 Download PDFInfo
- Publication number
- JP2006504275A JP2006504275A JP2004547404A JP2004547404A JP2006504275A JP 2006504275 A JP2006504275 A JP 2006504275A JP 2004547404 A JP2004547404 A JP 2004547404A JP 2004547404 A JP2004547404 A JP 2004547404A JP 2006504275 A JP2006504275 A JP 2006504275A
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- thermoplastic
- contact portion
- flip chip
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Abstract
Description
図1は、回路担体上に設けられた電子部品の概略断面図である。
図2は、電子部品の主要部分に関する概略断面図である。
図3は、プラスチックパッケージを有する電子部品の概略断面図であり、この電子部品は、回路担体上に設けられている。
Claims (9)
- 電子部品を製造する方法であって、
上面(4)にコンタクトパッド(5)を有している、再配線基板(6)を備えるステップと、
フリップチップコンタクト部(3)を活性上面(4)に設けるフリップチップ技術で半導体チップ(1)を形成するステップと、
再配線基板(6)のコンタクトパッド(5)にフリップチップコンタクト部(3)を設け、電気的に接続するステップと、
半導体チップ(2)の活性上面(4)と、再配線基板(6)の上面(13)との間の間隙(7)に、熱可塑性物質(8)を含むアンダーフィル材(9)を充填するステップとを含む方法。 - 上記アンダーフィル材(9)を導入する前に、コンタクトパッド(5)上にフリップチップコンタクト部(3)をはんだ付けすることを特徴とする請求項1に記載の方法。
- 半導体チップ(2)を実装するために、アンダーフィル材(9)を導入するのとほぼ同時に、同じ熱可塑性物質の材料からなるプラスチックパッケージ(11)を設けることを特徴とする請求項1または2に記載の方法。
- 再配線基板(6)に塗布するよりも前に、熱可塑性物質(8)を、外部コンタクト部(10)用のはんだ材料の融解温度よりも低い温度、好ましくは、200℃〜220℃間の温度まで加熱し、この熱可塑性物質(8)を液体状態にすることを特徴とする請求項1〜3のいずれか1項に記載の方法。
- 分散技術または射出成形技術を利用して、上記熱可塑性物質(8)が、アンダーフィル材(9)として用いられることを特徴とする請求項1〜4のいずれか1項に記載の方法。
- 再配線基板(6)のコンタクトパッド(5)に固定されたフリップチップコンタクト部(3)を、活性上面(4)に有した半導体チップ(2)を備える電子部品であって、
上記フリップチップコンタクト部(3)の結果として生じる、上記再配線基板(6)と半導体チップ(2)との間の間隙(7)には、アンダーフィル材(9)として、電子部品(1)の外部コンタクト部(10)のはんだ材料の融解温度よりも低いガラス転移温度を有する熱可塑性物質を用いる電子部品。 - 熱可塑性物質(8)は、ポリアミド、ポリアセタール、ポリカーボネート、ポリエチレン、ポリプロピレン、またはポリエチレンテレフタレートよりなる群から選択される少なくとも1つの材料、またはこれらの混合物を含むことを特徴とする請求項6に記載の電子部品。
- 電子部品(1)用のプラスチックパッケージ(11)は、アンダーフィル材(9)と同じガラス転移温度を有する熱可塑性物質(8)を含むことを特徴とする請求項6または7に記載の電子部品。
- 上記熱可塑性物質(8)は、200〜220℃までの温度範囲では、液化状態となることを特徴とする請求項1〜8のいずれか1項に記載の電子部品。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10250541A DE10250541B9 (de) | 2002-10-29 | 2002-10-29 | Elektronisches Bauteil mit Unterfüllstoffen aus Thermoplasten und Verfahren zu dessen Herstellung |
PCT/DE2003/003463 WO2004040640A1 (de) | 2002-10-29 | 2003-10-20 | Elektronisches bauteil mit unterfüllstoffen aus thermoplasten und verfahren zu dessen herstellung |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006504275A true JP2006504275A (ja) | 2006-02-02 |
JP4545591B2 JP4545591B2 (ja) | 2010-09-15 |
Family
ID=32010484
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004547404A Expired - Fee Related JP4545591B2 (ja) | 2002-10-29 | 2003-10-20 | 熱可塑性物質からなるアンダーフィル材を有する電子部品、およびその製造方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US20060088954A1 (ja) |
EP (1) | EP1556890A1 (ja) |
JP (1) | JP4545591B2 (ja) |
KR (1) | KR100789349B1 (ja) |
CN (1) | CN100449719C (ja) |
DE (1) | DE10250541B9 (ja) |
WO (1) | WO2004040640A1 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004031889B4 (de) * | 2004-06-30 | 2012-07-12 | Infineon Technologies Ag | Halbleiterbauteil mit einem Gehäuse und einem teilweise in eine Kunststoffgehäusemasse eingebetteten Halbleiterchip und Verfahren zur Herstellung desselben |
WO2006043122A1 (en) * | 2004-10-21 | 2006-04-27 | Infineon Technologies Ag | Semiconductor package and method to produce the same |
WO2007017341A1 (de) * | 2005-08-11 | 2007-02-15 | Siemens Aktiengesellschaft | Fluxing encapsulants - giessharze für dca-anwendungen auf basis kationisch härtbarer epoxidharze |
DE102005047856B4 (de) * | 2005-10-05 | 2007-09-06 | Infineon Technologies Ag | Halbleiterbauteil mit in Kunststoffgehäusemasse eingebetteten Halbleiterbauteilkomponenten, Systemträger zur Aufnahme der Halbleiterbauteilkomponenten und Verfahren zur Herstellung des Systemträgers und von Halbleiterbauteilen |
KR101726262B1 (ko) * | 2015-01-02 | 2017-04-13 | 삼성전자주식회사 | 패키지 기판용 필름, 이를 사용한 반도체 패키지 및 반도체 패키지를 포함하는 표시 장치 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08506695A (ja) * | 1993-02-04 | 1996-07-16 | モトローラ・インコーポレイテッド | 無線周波数遮蔽を具備する熱伝導性集積回路パッケージ |
JPH11219984A (ja) * | 1997-11-06 | 1999-08-10 | Sharp Corp | 半導体装置パッケージおよびその製造方法ならびにそのための回路基板 |
JP2001093926A (ja) * | 1999-07-16 | 2001-04-06 | Matsushita Electric Ind Co Ltd | 半導体素子パッケージ製造方法及びそれにより製造された半導体素子パッケージ |
JP2001118885A (ja) * | 1999-10-21 | 2001-04-27 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及び基板モジュール |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0051165A1 (en) * | 1980-11-03 | 1982-05-12 | BURROUGHS CORPORATION (a Michigan corporation) | Repairable IC package with thermoplastic chip attach |
JPH0677811B2 (ja) * | 1986-01-20 | 1994-10-05 | 株式会社ハイベツク | 自動半田付け装置 |
JP3255891B2 (ja) * | 1992-06-25 | 2002-02-12 | 日東電工株式会社 | フィルムキャリア、これらを用いた半導体装置およびフィルムキャリアの製造方法 |
JP3088877B2 (ja) * | 1992-06-25 | 2000-09-18 | 日東電工株式会社 | フィルムキャリアの製造方法および半導体装置 |
US5371328A (en) * | 1993-08-20 | 1994-12-06 | International Business Machines Corporation | Component rework |
US5659203A (en) * | 1995-06-07 | 1997-08-19 | International Business Machines Corporation | Reworkable polymer chip encapsulant |
US5783867A (en) * | 1995-11-06 | 1998-07-21 | Ford Motor Company | Repairable flip-chip undercoating assembly and method and material for same |
JP3376203B2 (ja) * | 1996-02-28 | 2003-02-10 | 株式会社東芝 | 半導体装置とその製造方法及びこの半導体装置を用いた実装構造体とその製造方法 |
JPH1084014A (ja) * | 1996-07-19 | 1998-03-31 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法 |
JPH1167988A (ja) * | 1996-10-17 | 1999-03-09 | Ngk Spark Plug Co Ltd | 配線基板構造物及び配線基板 |
US5981312A (en) * | 1997-06-27 | 1999-11-09 | International Business Machines Corporation | Method for injection molded flip chip encapsulation |
JP3741553B2 (ja) * | 1998-11-20 | 2006-02-01 | シャープ株式会社 | 半導体装置の接続構造および接続方法ならびにそれを用いた半導体装置パッケージ |
US6373717B1 (en) * | 1999-07-02 | 2002-04-16 | International Business Machines Corporation | Electronic package with high density interconnect layer |
WO2001006558A1 (fr) * | 1999-07-16 | 2001-01-25 | Matsushita Electric Industrial Co., Ltd. | Emballage de dispositifs a semi-conducteurs et leur procede de fabrication |
US6329220B1 (en) * | 1999-11-23 | 2001-12-11 | Micron Technology, Inc. | Packages for semiconductor die |
JP2001203318A (ja) * | 1999-12-17 | 2001-07-27 | Texas Instr Inc <Ti> | 複数のフリップチップを備えた半導体アセンブリ |
US6700209B1 (en) * | 1999-12-29 | 2004-03-02 | Intel Corporation | Partial underfill for flip-chip electronic packages |
JP3491827B2 (ja) * | 2000-07-25 | 2004-01-26 | 関西日本電気株式会社 | 半導体装置及びその製造方法 |
JP2002083904A (ja) * | 2000-09-06 | 2002-03-22 | Sanyo Electric Co Ltd | 半導体装置およびその製造方法 |
US6632704B2 (en) * | 2000-12-19 | 2003-10-14 | Intel Corporation | Molded flip chip package |
-
2002
- 2002-10-29 DE DE10250541A patent/DE10250541B9/de not_active Expired - Fee Related
-
2003
- 2003-10-20 WO PCT/DE2003/003463 patent/WO2004040640A1/de active Search and Examination
- 2003-10-20 EP EP03776797A patent/EP1556890A1/de not_active Withdrawn
- 2003-10-20 KR KR1020057007606A patent/KR100789349B1/ko not_active IP Right Cessation
- 2003-10-20 CN CNB2003801025133A patent/CN100449719C/zh not_active Expired - Fee Related
- 2003-10-20 US US10/515,517 patent/US20060088954A1/en not_active Abandoned
- 2003-10-20 JP JP2004547404A patent/JP4545591B2/ja not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08506695A (ja) * | 1993-02-04 | 1996-07-16 | モトローラ・インコーポレイテッド | 無線周波数遮蔽を具備する熱伝導性集積回路パッケージ |
JPH11219984A (ja) * | 1997-11-06 | 1999-08-10 | Sharp Corp | 半導体装置パッケージおよびその製造方法ならびにそのための回路基板 |
JP2001093926A (ja) * | 1999-07-16 | 2001-04-06 | Matsushita Electric Ind Co Ltd | 半導体素子パッケージ製造方法及びそれにより製造された半導体素子パッケージ |
JP2001118885A (ja) * | 1999-10-21 | 2001-04-27 | Matsushita Electric Ind Co Ltd | 電子部品の実装方法及び基板モジュール |
Also Published As
Publication number | Publication date |
---|---|
JP4545591B2 (ja) | 2010-09-15 |
CN100449719C (zh) | 2009-01-07 |
CN1751386A (zh) | 2006-03-22 |
EP1556890A1 (de) | 2005-07-27 |
DE10250541B9 (de) | 2004-09-16 |
KR100789349B1 (ko) | 2007-12-28 |
WO2004040640A1 (de) | 2004-05-13 |
KR20050050679A (ko) | 2005-05-31 |
US20060088954A1 (en) | 2006-04-27 |
DE10250541B3 (de) | 2004-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6022761A (en) | Method for coupling substrates and structure | |
US6891259B2 (en) | Semiconductor package having dam and method for fabricating the same | |
EP0645805B1 (en) | Method for mounting a semiconductor device on a circuit board, and a circuit board with a semiconductor device mounted thereon | |
US8559184B2 (en) | Electronic component built-in substrate and method of manufacturing the same | |
JP2002198395A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 | |
WO1998048458A1 (en) | Ball grid array package employing solid core solder balls | |
JP4545591B2 (ja) | 熱可塑性物質からなるアンダーフィル材を有する電子部品、およびその製造方法 | |
JP2930186B2 (ja) | 半導体装置の実装方法および半導体装置の実装体 | |
JP2000277649A (ja) | 半導体装置及びその製造方法 | |
WO2000019516A1 (en) | Semiconductor device, connection method for semiconductor chip, circuit board and electronic apparatus | |
CN115966565A (zh) | 一种用于叠加的封装基底、叠加型封装基底及其芯片封装结构、制备方法 | |
JP2002198458A (ja) | 半導体装置及び半導体装置製造方法 | |
JP4635836B2 (ja) | シート状電子回路モジュール | |
KR20010063682A (ko) | 플립 칩 본딩 기술을 이용한 반도체 칩 실장 방법 | |
JP2002176069A (ja) | 電気的接続端子の構造とその製造方法 | |
JP2001024029A (ja) | フリップチップ実装型半導体装置及びその製造方法 | |
JPH11204692A (ja) | 半導体装置 | |
JP2001326246A (ja) | 半導体チップをプリント配線基板に装着する方法及びその方法の実施に用いる装着用シート | |
JP2002118148A (ja) | プリント配線基板に半導体チップを装着する方法及びその方法の実施に用いる装着用シート | |
JP4357722B2 (ja) | Icモジュール用基板とicモジュールの製造方法およびicモジュール | |
JP2966346B2 (ja) | 半導体装置の実装体 | |
US8970041B2 (en) | Co-axial restraint for connectors within flip-chip packages | |
JP4348495B2 (ja) | キャビティー型実装基板装置及びその製造方法 | |
JPH10335386A (ja) | 半導体実装方法 | |
JP2001308230A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080408 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080708 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090901 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091228 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20100115 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100209 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100510 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100601 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100630 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130709 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4545591 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |