JP2006253430A - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法 Download PDF

Info

Publication number
JP2006253430A
JP2006253430A JP2005068362A JP2005068362A JP2006253430A JP 2006253430 A JP2006253430 A JP 2006253430A JP 2005068362 A JP2005068362 A JP 2005068362A JP 2005068362 A JP2005068362 A JP 2005068362A JP 2006253430 A JP2006253430 A JP 2006253430A
Authority
JP
Japan
Prior art keywords
wiring board
semiconductor chip
wire
substrate
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2005068362A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006253430A5 (enExample
Inventor
Hirotaka Nishizawa
裕孝 西沢
Tamaki Wada
環 和田
Kenji Osawa
賢治 大沢
Junichiro Osako
潤一郎 大迫
Michiaki Sugiyama
道昭 杉山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2005068362A priority Critical patent/JP2006253430A/ja
Priority to TW095105771A priority patent/TW200731140A/zh
Priority to CNA2006100568496A priority patent/CN1832166A/zh
Priority to KR1020060022185A priority patent/KR20060097661A/ko
Priority to US11/371,929 priority patent/US7352588B2/en
Publication of JP2006253430A publication Critical patent/JP2006253430A/ja
Priority to US12/037,588 priority patent/US20080153205A1/en
Publication of JP2006253430A5 publication Critical patent/JP2006253430A5/ja
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • AHUMAN NECESSITIES
    • A47FURNITURE; DOMESTIC ARTICLES OR APPLIANCES; COFFEE MILLS; SPICE MILLS; SUCTION CLEANERS IN GENERAL
    • A47GHOUSEHOLD OR TABLE EQUIPMENT
    • A47G25/00Household implements used in connection with wearing apparel; Dress, hat or umbrella holders
    • A47G25/14Clothing hangers, e.g. suit hangers
    • A47G25/20Clothing hangers, e.g. suit hangers with devices for preserving the shape of the clothes
    • AHUMAN NECESSITIES
    • A47FURNITURE; DOMESTIC ARTICLES OR APPLIANCES; COFFEE MILLS; SPICE MILLS; SUCTION CLEANERS IN GENERAL
    • A47GHOUSEHOLD OR TABLE EQUIPMENT
    • A47G25/00Household implements used in connection with wearing apparel; Dress, hat or umbrella holders
    • A47G25/14Clothing hangers, e.g. suit hangers
    • A47G25/48Hangers with clamps or the like, e.g. for trousers or skirts
    • A47G25/50Hooks on hangers for supporting trousers or skirts
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/0772Physical layout of the record carrier
    • G06K19/07732Physical layout of the record carrier the record carrier having a housing or construction similar to well-known portable memory devices, such as SD cards, USB or memory sticks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/145Arrangements wherein electric components are disposed between and simultaneously connected to two planar printed circuit boards, e.g. Cordwood modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Credit Cards Or The Like (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP2005068362A 2005-03-11 2005-03-11 半導体装置およびその製造方法 Withdrawn JP2006253430A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2005068362A JP2006253430A (ja) 2005-03-11 2005-03-11 半導体装置およびその製造方法
TW095105771A TW200731140A (en) 2005-03-11 2006-02-21 A semiconductor device and a method for manufacturing the same
CNA2006100568496A CN1832166A (zh) 2005-03-11 2006-03-09 半导体器件及其制造方法
KR1020060022185A KR20060097661A (ko) 2005-03-11 2006-03-09 반도체 장치 및 그 제조 방법
US11/371,929 US7352588B2 (en) 2005-03-11 2006-03-10 Semiconductor device and a method for manufacturing the same
US12/037,588 US20080153205A1 (en) 2005-03-11 2008-02-26 Semiconductor device and a method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005068362A JP2006253430A (ja) 2005-03-11 2005-03-11 半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
JP2006253430A true JP2006253430A (ja) 2006-09-21
JP2006253430A5 JP2006253430A5 (enExample) 2008-04-24

Family

ID=36971628

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005068362A Withdrawn JP2006253430A (ja) 2005-03-11 2005-03-11 半導体装置およびその製造方法

Country Status (5)

Country Link
US (2) US7352588B2 (enExample)
JP (1) JP2006253430A (enExample)
KR (1) KR20060097661A (enExample)
CN (1) CN1832166A (enExample)
TW (1) TW200731140A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021009998A (ja) * 2019-07-02 2021-01-28 オリエント セミコンダクター エレクトロニクス,リミテッドOrient Semiconductor Electronics,Limited 半導体パッケージおよびその製造方法
JP7166527B2 (ja) 2016-11-04 2022-11-08 スマート パッケージング ソリューションズ チップカード用電子モジュールの製造方法

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006253430A (ja) * 2005-03-11 2006-09-21 Renesas Technology Corp 半導体装置およびその製造方法
JP4886308B2 (ja) * 2005-09-16 2012-02-29 株式会社東芝 Usbメモリ装置
ATE431601T1 (de) * 2005-12-30 2009-05-15 Incard Sa Modul einer ic-karte
US8053279B2 (en) * 2007-06-19 2011-11-08 Micron Technology, Inc. Methods and systems for imaging and cutting semiconductor wafers and other semiconductor workpieces
KR20100109243A (ko) * 2009-03-31 2010-10-08 삼성전자주식회사 반도체 패키지
TWM362572U (en) * 2009-04-13 2009-08-01 Phytrex Technology Corp Signal convertor
USD686214S1 (en) * 2011-07-28 2013-07-16 Lifenexus, Inc. Smartcard with iChip contact pad
CN102376012B (zh) * 2011-11-01 2016-10-26 上海仪电智能电子有限公司 一种双界面智能卡
US8649820B2 (en) 2011-11-07 2014-02-11 Blackberry Limited Universal integrated circuit card apparatus and related methods
EP2605188A1 (fr) 2011-12-14 2013-06-19 Gemalto SA Procédé de fabrication de cartes à puce
EP2608114A1 (fr) * 2011-12-19 2013-06-26 Gemalto SA Procédé de fabrication d'un module à puce de circuit intégré protégé par pastille
US8936199B2 (en) 2012-04-13 2015-01-20 Blackberry Limited UICC apparatus and related methods
USD703208S1 (en) 2012-04-13 2014-04-22 Blackberry Limited UICC apparatus
USD701864S1 (en) 2012-04-23 2014-04-01 Blackberry Limited UICC apparatus
USD759022S1 (en) * 2013-03-13 2016-06-14 Nagrastar Llc Smart card interface
USD758372S1 (en) 2013-03-13 2016-06-07 Nagrastar Llc Smart card interface
USD729808S1 (en) * 2013-03-13 2015-05-19 Nagrastar Llc Smart card interface
TWD164807S (zh) * 2013-08-06 2014-12-11 璨圓光電股份有限公司 半導體發光元件之部分
CN104021415A (zh) * 2014-06-27 2014-09-03 南通富士通微电子股份有限公司 电子标签
USD736213S1 (en) * 2014-07-01 2015-08-11 Samsung Electronics Co., Ltd. Memory card
USD736212S1 (en) * 2014-07-01 2015-08-11 Samsung Electronics Co., Ltd. Memory card
USD736216S1 (en) * 2014-07-30 2015-08-11 Samsung Electronics Co., Ltd. Memory card
USD739856S1 (en) * 2014-07-30 2015-09-29 Samsung Electronics Co., Ltd. Memory card
USD780763S1 (en) * 2015-03-20 2017-03-07 Nagrastar Llc Smart card interface
USD864968S1 (en) 2015-04-30 2019-10-29 Echostar Technologies L.L.C. Smart card interface
USD783621S1 (en) * 2015-08-25 2017-04-11 Samsung Electronics Co., Ltd. Memory card
USD783622S1 (en) * 2015-08-25 2017-04-11 Samsung Electronics Co., Ltd. Memory card
CN109948767B (zh) * 2018-02-01 2024-08-09 华为技术有限公司 存储卡和终端
FR3094137A1 (fr) * 2019-03-20 2020-09-25 Stmicroelectronics (Grenoble 2) Sas Boîtier électronique comportant des pistes contactant des fils
CN112242388A (zh) * 2019-07-18 2021-01-19 华泰电子股份有限公司 半导体封装件及其制法
CN111863739B (zh) * 2020-07-29 2022-04-08 深圳市邦测检测技术有限公司 一种rf射频通信模块及其制造方法
EP4084063A1 (en) * 2021-04-30 2022-11-02 Infineon Technologies Austria AG Semiconductor module with bond wire loop exposed from a moulded body and method for fabricating the same
DE102021213437A1 (de) 2021-11-29 2023-06-01 Robert Bosch Gesellschaft mit beschränkter Haftung Schaltungsanordnung und Verfahren zum Ausbilden einer Schaltungsanordnung

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6359335B1 (en) * 1994-05-19 2002-03-19 Tessera, Inc. Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
KR100386061B1 (ko) * 1995-10-24 2003-08-21 오끼 덴끼 고오교 가부시끼가이샤 크랙을방지하기위한개량된구조를가지는반도체장치및리이드프레임
US20010003049A1 (en) * 1996-07-12 2001-06-07 Norio Fukasawa Method and mold for manufacturing semiconductor device, semiconductor device, and method for mounting the device
US5989939A (en) * 1996-12-13 1999-11-23 Tessera, Inc. Process of manufacturing compliant wirebond packages
JP2978861B2 (ja) * 1997-10-28 1999-11-15 九州日本電気株式会社 モールドbga型半導体装置及びその製造方法
EP1278154A4 (en) 2000-04-28 2004-08-25 Hitachi Ltd SMART CARD
TW445608B (en) * 2000-05-19 2001-07-11 Siliconware Precision Industries Co Ltd Semiconductor package and manufacturing method thereof of lead frame without flashing
TW524030B (en) * 2000-10-02 2003-03-11 Matsushita Electric Industrial Co Ltd Card-type recording medium and its manufacture method
DE10209922A1 (de) * 2002-03-07 2003-10-02 Infineon Technologies Ag Elektronisches Modul, Nutzen mit zu vereinzelnden elektronischen Modulen und Verfahren zu deren Herstellung
JP2006253430A (ja) * 2005-03-11 2006-09-21 Renesas Technology Corp 半導体装置およびその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7166527B2 (ja) 2016-11-04 2022-11-08 スマート パッケージング ソリューションズ チップカード用電子モジュールの製造方法
JP2021009998A (ja) * 2019-07-02 2021-01-28 オリエント セミコンダクター エレクトロニクス,リミテッドOrient Semiconductor Electronics,Limited 半導体パッケージおよびその製造方法

Also Published As

Publication number Publication date
KR20060097661A (ko) 2006-09-14
US20060205280A1 (en) 2006-09-14
CN1832166A (zh) 2006-09-13
TW200731140A (en) 2007-08-16
US7352588B2 (en) 2008-04-01
US20080153205A1 (en) 2008-06-26

Similar Documents

Publication Publication Date Title
JP2006253430A (ja) 半導体装置およびその製造方法
KR100269848B1 (ko) 카드형 기억장치
JP4651332B2 (ja) メモリカード
KR100280170B1 (ko) 반도체장치용 기판과 그 제조방법, 반도체장치, 카드형 모듈 및 정보기억장치
US20080173995A1 (en) Memory card and manufacturing method of the same
US7784693B2 (en) Assembly of SIM card and RFID antenna
EP1596326A2 (en) IC card module
US20100267419A1 (en) Sim adapter and sim card
JP2007004775A (ja) 半導体メモリカード
JP2006252390A (ja) Icカードの製造方法およびicカード
KR20050037963A (ko) Ic 카드
US6617700B2 (en) Repairable multi-chip package and high-density memory card having the package
CN108496187B (zh) 用于制造芯片卡模块的方法和芯片卡
KR102014621B1 (ko) 상호접속 구역들을 포함하는 단일 측면형 전자 모듈을 제조하기 위한 방법
US20110309152A1 (en) Plastic card package and plastic card package manufacturing method
JP2009075782A (ja) Icモジュール及びicカード
JP4996179B2 (ja) Icカード、及びicカードの製造方法
KR101080386B1 (ko) 태양 충전형 usb 메모리 장치
KR100789893B1 (ko) 메모리 카드 및 여기에 사용되는 메모리 소자
JP2011170525A (ja) カード基材及びこのカード基材を有するicカード
KR100919218B1 (ko) 발광소자가 내장된 메모리 카드용 cob 타입 칩 패키지및 그 제조 방법
CN217404885U (zh) 存储卡
JP2004139207A (ja) Icモジュール回路基板
JP5019207B2 (ja) Icカード及び通信装置
JP2007005443A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080307

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080307

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20090114