JP2006114913A - 薄膜トランジスタ及びその製造方法 - Google Patents
薄膜トランジスタ及びその製造方法 Download PDFInfo
- Publication number
- JP2006114913A JP2006114913A JP2005299175A JP2005299175A JP2006114913A JP 2006114913 A JP2006114913 A JP 2006114913A JP 2005299175 A JP2005299175 A JP 2005299175A JP 2005299175 A JP2005299175 A JP 2005299175A JP 2006114913 A JP2006114913 A JP 2006114913A
- Authority
- JP
- Japan
- Prior art keywords
- silicon layer
- single crystal
- crystal silicon
- insulating film
- film transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 90
- 238000004519 manufacturing process Methods 0.000 title claims description 41
- 239000010408 film Substances 0.000 claims abstract description 117
- 239000000758 substrate Substances 0.000 claims abstract description 93
- 229910052594 sapphire Inorganic materials 0.000 claims abstract description 51
- 239000010980 sapphire Substances 0.000 claims abstract description 51
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims description 103
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 54
- 238000000034 method Methods 0.000 claims description 51
- 239000002019 doping agent Substances 0.000 claims description 12
- 238000000348 solid-phase epitaxy Methods 0.000 claims description 9
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 5
- 230000001678 irradiating effect Effects 0.000 claims description 4
- 229910021419 crystalline silicon Inorganic materials 0.000 abstract 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 38
- 238000000407 epitaxy Methods 0.000 description 9
- 238000005530 etching Methods 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 238000005498 polishing Methods 0.000 description 4
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000000038 ultrahigh vacuum chemical vapour deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/0242—Crystalline insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02502—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02513—Microstructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02598—Microstructure monocrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
- H01L21/02686—Pulsed laser beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1281—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor by using structural features to control crystal growth, e.g. placement of grain filters
Abstract
【解決手段】薄膜トランジスタは、透明なサファイア基板10と、サファイア基板10の所定領域を覆うSi02膜と、Si02膜上に形成されており、ソース領域20a1、ドレイン領域20a3及びチャンネル領域20a2を備える単結晶シリコン層20aと、
単結晶シリコン層20aのチャンネル領域20a2上に順次積層されたゲート絶縁膜26及びゲート電極28と、を備えている。
【選択図】図1
Description
また、本発明の薄膜トランジスタのチャンネル領域は、単結晶シリコン層からなっており、絶縁膜から引張応力を受ける。したがって、従来に比べてキャリアの移動度を向上させることができるため、高速動作が可能となる。
また、本発明の薄膜トランジスタの各領域は、均一な厚さに成長した単結晶シリコン層に形成されるため、基板上に薄膜トランジスタを均一に形成することができる。これにより、薄膜トランジスタの集積度を向上させることができ、小型化が実現される。
また、本発明の薄膜トランジスタの製造方法によれば、高速動作が可能であり、小型化が可能な薄膜トランジスタを製造することができる。
単結晶シリコン層20aは、20〜200nmの厚さであることが好ましく、30〜100nmの厚さであることがより好ましい。20〜200nmの厚さであれば、所望の性能を有する薄膜トランジスタを得ることができ、30〜100nmの厚さであれば、より高性能な薄膜トランジスタを得ることができる。
単結晶シリコンアイランド36aは、20〜200nmされることが好ましく、30〜100nmの厚さに形成されることがより好ましい。
また、本発明の各実施形態に係る薄膜トランジスタのチャンネル領域は、単結晶シリコン層からなっており、絶縁膜(例えば、SiO2膜またはSiN膜)から引張応力を受ける。したがって、従来に比べてキャリアの移動度を向上させることができるので、高速動作が可能となる。
また、本発明の各実施形態に係る薄膜トランジスタが形成されたサファイア基板は、シリコンバルク基板(silicon bulk substrate)よりも非常に高い熱伝導性を有している。したがって、本発明の各実施形態に係る薄膜トランジスタは、より安定的に動作することができる。
また、本発明の各実施形態に係る薄膜トランジスタは、均一な厚さに成長した単結晶シリコン層上に形成されるため、基板上に均一に形成可能である。これにより、薄膜トランジスタの集積度を従来よりも向上させることができ、薄膜トランジスタの小型化が実現される。
12 SiO2膜(絶縁膜)
20a 単結晶シリコン層
20a1 第1領域(ソース領域及びドレイン領域の一方)
20a2 第2領域(チャンネル領域)
20a3 第3領域(ソース領域及びドレイン領域の他方)
26 ゲート絶縁膜
28 ゲート電極
Claims (17)
- 透明基板と、
前記透明基板の所定領域を覆う絶縁膜と、
前記絶縁膜上に形成されており、ソース領域、ドレイン領域及びチャンネル領域を備える単結晶シリコン層と、
前記単結晶シリコン層の前記チャンネル領域上に順次積層されたゲート絶縁膜及びゲート電極と、
を備えることを特徴とする薄膜トランジスタ。 - 前記透明基板の前記所定領域は、所定厚さだけ除去されており、
除去された部分が、前記絶縁膜で満たされていることを特徴とする請求項1に記載の薄膜トランジスタ。 - 前記絶縁膜は、前記透明基板の前記所定領域上に形成されていることを特徴とする請求項1に記載の薄膜トランジスタ。
- 前記絶縁膜は、シリコン酸化膜及びシリコン窒化膜のいずれか一つであることを特徴とする請求項1から請求項3のいずれか一項に記載の薄膜トランジスタ。
- 前記透明基板は、サファイア基板であることを特徴とする請求項1から請求項4のいずれか一項に記載の薄膜トランジスタ。
- 透明基板上に、前記透明基板の所定領域を覆う絶縁膜を形成する第1工程と、
前記絶縁膜上に単結晶シリコン層を形成する第2工程と、
前記単結晶シリコン層の所定領域上に、ゲート絶縁膜及びゲート電極を順次形成する第3工程と、
前記ゲート電極の周りの前記単結晶シリコン層に、ドーパントを注入する第4工程と、
を含むことを特徴とする薄膜トランジスタの製造方法。 - 前記第1工程は、
前記透明基板の前記所定領域に溝を形成する工程と、
前記溝を前記絶縁膜で満たす工程と、
を含むことを特徴とする請求項6に記載の薄膜トランジスタの製造方法。 - 前記第1工程において、
前記絶縁膜は、前記透明基板の前記所定領域上に形成されることを特徴とする請求項6に記載の薄膜トランジスタの製造方法。 - 前記第2工程は、
前記絶縁膜の周りの前記透明基板上に単結晶シリコン層を形成する第2a工程と、
前記絶縁膜及び前記第2a工程で形成された前記単結晶シリコン層上に非晶質シリコン層を形成する第2b工程と、
前記絶縁膜上に形成された前記非晶質シリコン層を結晶化させることにより単結晶シリコン層を形成する第2c工程と、
前記絶縁膜の周りの前記単結晶シリコン層を除去する第2d工程と、
を含むことを特徴とする請求項7に記載の薄膜トランジスタの製造方法。 - 前記第2c工程は、
前記第2a工程で形成された前記単結晶シリコン層上に形成された前記非晶質シリコン層を結晶化させることにより単結晶シリコン層を形成する第2c1工程と、
前記第2c1工程で形成された前記単結晶シリコン層と、前記絶縁膜上に形成された前記非晶質シリコン層とにレーザーを照射する第2c2工程と、
を含むことを特徴とする請求項9に記載の薄膜トランジスタの製造方法。 - 前記第2c1工程において、
前記単結晶シリコン層上に形成された前記非晶質シリコン層を、固相エピタキシー法を利用して結晶化させることにより単結晶シリコン層を形成することを特徴とする請求項10に記載の薄膜トランジスタの製造方法。 - 前記第2工程は、
前記絶縁膜の周りの前記透明基板上に前記絶縁膜と同じ高さに単結晶シリコン層を形成する第2a工程と、
前記絶縁膜及び前記第2a工程で形成された前記単結晶シリコン層上に非晶質シリコン層を形成する第2b工程と、
前記絶縁膜上に形成された前記非晶質シリコン層を結晶化させることにより単結晶シリコン層を形成する第2c工程と、
前記絶縁膜の周りの前記単結晶シリコン層を除去する第2d工程と、
を含むことを特徴とする請求項8に記載の薄膜トランジスタの製造方法。 - 前記第2c工程は、
前記第2a工程で形成された前記単結晶シリコン層上に形成された非晶質シリコン層を結晶化させることにより単結晶シリコン層を形成する第2c1工程と、
前記第2c1工程で形成された前記単結晶シリコン層と、前記絶縁膜上に形成された前記非晶質シリコン層とに、レーザーを照射する第2c2工程と、
を含むことを特徴とする請求項12に記載の薄膜トランジスタの製造方法。 - 前記第2c1工程において、
前記単結晶シリコン層上に形成された前記非晶質シリコン層を、固相エピタキシー法を利用して結晶化させることにより単結晶シリコン層を形成することを特徴とする請求項13に記載の薄膜トランジスタの製造方法。 - 前記第2c工程において、前記非晶質シリコン層を結晶化させることにより前記絶縁膜上に形成される前記単結晶シリコン層は、20〜200nmの厚さに形成されることを特徴とする請求項9から請求項14のいずれか一項に記載の薄膜トランジスタの製造方法。
- 前記絶縁膜は、シリコン酸化膜及びシリコン窒化膜のいずれか一つから形成されることを特徴とする請求項6から請求項15のいずれか一項に記載の薄膜トランジスタの製造方法。
- 前記透明基板は、サファイア基板であることを特徴とする請求項6から請求項16のいずれか一項に記載の薄膜トランジスタの製造方法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040081760A KR100682893B1 (ko) | 2004-10-13 | 2004-10-13 | 박막 트랜지스터 및 그 제조 방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2006114913A true JP2006114913A (ja) | 2006-04-27 |
Family
ID=36262576
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005299175A Pending JP2006114913A (ja) | 2004-10-13 | 2005-10-13 | 薄膜トランジスタ及びその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7511381B2 (ja) |
JP (1) | JP2006114913A (ja) |
KR (1) | KR100682893B1 (ja) |
CN (1) | CN1770476A (ja) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI463526B (zh) * | 2004-06-24 | 2014-12-01 | Ibm | 改良具應力矽之cmos元件的方法及以該方法製備而成的元件 |
JP4603845B2 (ja) * | 2004-10-12 | 2010-12-22 | Okiセミコンダクタ株式会社 | 半導体装置の製造方法 |
KR100682893B1 (ko) * | 2004-10-13 | 2007-02-15 | 삼성전자주식회사 | 박막 트랜지스터 및 그 제조 방법 |
US7655511B2 (en) | 2005-11-03 | 2010-02-02 | International Business Machines Corporation | Gate electrode stress control for finFET performance enhancement |
US7635620B2 (en) | 2006-01-10 | 2009-12-22 | International Business Machines Corporation | Semiconductor device structure having enhanced performance FET device |
US20070158743A1 (en) * | 2006-01-11 | 2007-07-12 | International Business Machines Corporation | Thin silicon single diffusion field effect transistor for enhanced drive performance with stress film liners |
KR100790869B1 (ko) * | 2006-02-16 | 2008-01-03 | 삼성전자주식회사 | 단결정 기판 및 그 제조방법 |
US7790540B2 (en) | 2006-08-25 | 2010-09-07 | International Business Machines Corporation | Structure and method to use low k stress liner to reduce parasitic capacitance |
US8115254B2 (en) | 2007-09-25 | 2012-02-14 | International Business Machines Corporation | Semiconductor-on-insulator structures including a trench containing an insulator stressor plug and method of fabricating same |
US8492846B2 (en) | 2007-11-15 | 2013-07-23 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
KR101603500B1 (ko) * | 2008-12-10 | 2016-03-15 | 삼성전자주식회사 | 반도체 소자 및 그 제조 방법 |
US8598006B2 (en) | 2010-03-16 | 2013-12-03 | International Business Machines Corporation | Strain preserving ion implantation methods |
KR101642834B1 (ko) * | 2010-04-09 | 2016-08-11 | 삼성전자주식회사 | Leg 공정을 이용하여 벌크 실리콘 웨이퍼의 필요한 영역내에 soⅰ층을 형성하는 반도체 소자의 제조방법 |
CN102540539A (zh) * | 2012-02-22 | 2012-07-04 | 信利半导体有限公司 | 一种广视角液晶显示器 |
US9466520B2 (en) * | 2014-04-13 | 2016-10-11 | Texas Instruments Incorporated | Localized region of isolated silicon over recessed dielectric layer |
CN108206196A (zh) * | 2016-12-16 | 2018-06-26 | 京东方科技集团股份有限公司 | 一种有机电致发光显示装置 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5860697A (ja) | 1981-09-30 | 1983-04-11 | Nec Corp | シリコン単結晶膜形成法 |
US5650637A (en) * | 1982-04-30 | 1997-07-22 | Seiko Epson Corporation | Active matrix assembly |
EP0566838A3 (en) * | 1992-02-21 | 1996-07-31 | Matsushita Electric Ind Co Ltd | Manufacturing method of thin film transistor |
JPH06163407A (ja) * | 1992-11-19 | 1994-06-10 | Casio Comput Co Ltd | 薄膜トランジスタの製造方法 |
TW403972B (en) * | 1993-01-18 | 2000-09-01 | Semiconductor Energy Lab | Method of fabricating mis semiconductor device |
JP3193803B2 (ja) * | 1993-03-12 | 2001-07-30 | 株式会社半導体エネルギー研究所 | 半導体素子の作製方法 |
TW241377B (ja) * | 1993-03-12 | 1995-02-21 | Semiconductor Energy Res Co Ltd | |
TW280943B (ja) * | 1994-07-15 | 1996-07-11 | Sharp Kk | |
JP3107345B2 (ja) * | 1994-07-15 | 2000-11-06 | シャープ株式会社 | 半導体装置の製造方法 |
JP3897826B2 (ja) | 1994-08-19 | 2007-03-28 | 株式会社半導体エネルギー研究所 | アクティブマトリクス型の表示装置 |
JP2835580B2 (ja) | 1995-02-13 | 1998-12-14 | 工業技術院長 | 平板型光弁駆動用半導体装置 |
KR0151275B1 (ko) * | 1995-05-16 | 1998-10-01 | 구자홍 | 액정표시소자용 박막트랜지스터 패널 제조방법 |
TW486581B (en) * | 1998-01-06 | 2002-05-11 | Seiko Epson Corp | Semiconductor device, substrate for electro-optical device, electro-optical device, electronic equipment, and projection display apparatus |
JP2000223419A (ja) | 1998-06-30 | 2000-08-11 | Sony Corp | 単結晶シリコン層の形成方法及び半導体装置の製造方法、並びに半導体装置 |
KR100333275B1 (ko) * | 1999-05-20 | 2002-04-24 | 구본준, 론 위라하디락사 | 액정표시장치의 tft 및 그 제조방법 |
US6600231B2 (en) * | 2000-05-11 | 2003-07-29 | Mitutoyo Corporation | Functional device unit and method of producing the same |
JP2002299236A (ja) | 2001-03-30 | 2002-10-11 | Toshiba Corp | 半導体装置の製造方法 |
KR100682893B1 (ko) * | 2004-10-13 | 2007-02-15 | 삼성전자주식회사 | 박막 트랜지스터 및 그 제조 방법 |
-
2004
- 2004-10-13 KR KR1020040081760A patent/KR100682893B1/ko active IP Right Grant
-
2005
- 2005-10-13 CN CNA2005101140077A patent/CN1770476A/zh active Pending
- 2005-10-13 JP JP2005299175A patent/JP2006114913A/ja active Pending
- 2005-10-13 US US11/248,620 patent/US7511381B2/en active Active
-
2009
- 2009-03-26 US US12/382,925 patent/US8021936B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR100682893B1 (ko) | 2007-02-15 |
US20090191673A1 (en) | 2009-07-30 |
US7511381B2 (en) | 2009-03-31 |
US20060094212A1 (en) | 2006-05-04 |
US8021936B2 (en) | 2011-09-20 |
KR20060032792A (ko) | 2006-04-18 |
CN1770476A (zh) | 2006-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2006114913A (ja) | 薄膜トランジスタ及びその製造方法 | |
US9275910B2 (en) | Semiconductor-on-insulator structure and method of fabricating the same | |
JP3543946B2 (ja) | 電界効果型トランジスタ及びその製造方法 | |
US7777275B2 (en) | Silicon-on-insulator structures | |
KR100790869B1 (ko) | 단결정 기판 및 그 제조방법 | |
JP4058751B2 (ja) | 電界効果型トランジスタの製造方法 | |
JP4540359B2 (ja) | 半導体装置およびその製造方法 | |
JP4095064B2 (ja) | 薄膜トランジスター及びその製造方法 | |
US6399429B1 (en) | Method of forming monocrystalline silicon layer, method for manufacturing semiconductor device, and semiconductor device | |
US20060270129A1 (en) | Method for crystallizing amorphous semiconductor thin film by epitaxial growth using non-metal seed and method for fabricating poly-crystalline thin film transistor using the same | |
US20100041214A1 (en) | Single crystal substrate and method of fabricating the same | |
JP2006344941A (ja) | Cmos集積回路の製造に用いるゲルマニウム・エピタキシャル膜を絶縁体上で成長させる方法 | |
JP2008085357A (ja) | 電界効果型トランジスタの製造方法 | |
KR101257846B1 (ko) | 단결정 실리콘 제조방법 및 이를 이용한 tft의 제조방법 | |
JP2007335801A (ja) | 半導体装置およびその製造方法 | |
JP2006140503A (ja) | 半導体基板及びその製造方法 | |
KR102363930B1 (ko) | 단결정립 나노와이어 제조 방법 및 이를 적용하는 반도체 소자의 제조 방법 | |
US6346462B1 (en) | Method of fabricating a thin film transistor | |
KR100695144B1 (ko) | 단결정 실리콘 기판 및 그 제조방법 | |
JPH0974189A (ja) | 半導体装置の製造方法 | |
US7569438B2 (en) | Method of manufacturing semiconductor device | |
JP2008218468A (ja) | 3次元集積回路装置及びその製造方法 | |
KR100333374B1 (ko) | 더블 게이트를 갖는 에스오아이 소자의 제조방법 | |
JP2005327867A (ja) | 半導体装置およびその製造方法 | |
JP2010129963A (ja) | 半導体装置の製造方法及び半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20061102 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20061106 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20081125 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081202 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20090421 |