JP2004503089A5 - - Google Patents

Download PDF

Info

Publication number
JP2004503089A5
JP2004503089A5 JP2002507438A JP2002507438A JP2004503089A5 JP 2004503089 A5 JP2004503089 A5 JP 2004503089A5 JP 2002507438 A JP2002507438 A JP 2002507438A JP 2002507438 A JP2002507438 A JP 2002507438A JP 2004503089 A5 JP2004503089 A5 JP 2004503089A5
Authority
JP
Japan
Prior art keywords
insulating layer
vias
forming
layer
trenches
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002507438A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004503089A (ja
JP2004503089A6 (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2001/021161 external-priority patent/WO2002003457A2/en
Publication of JP2004503089A publication Critical patent/JP2004503089A/ja
Publication of JP2004503089A6 publication Critical patent/JP2004503089A6/ja
Publication of JP2004503089A5 publication Critical patent/JP2004503089A5/ja
Pending legal-status Critical Current

Links

JP2002507438A 2000-06-30 2001-07-02 銅のメタライゼーションに関するビアファーストのデュアルダマシン法 Pending JP2004503089A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US60854000A 2000-06-30 2000-06-30
US09/608,541 2000-06-30
PCT/US2001/021161 WO2002003457A2 (en) 2000-06-30 2001-07-02 Via first dual damascene process for copper metallization

Publications (3)

Publication Number Publication Date
JP2004503089A JP2004503089A (ja) 2004-01-29
JP2004503089A6 JP2004503089A6 (ja) 2004-08-05
JP2004503089A5 true JP2004503089A5 (https=) 2005-02-03

Family

ID=24436949

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002507438A Pending JP2004503089A (ja) 2000-06-30 2001-07-02 銅のメタライゼーションに関するビアファーストのデュアルダマシン法

Country Status (4)

Country Link
JP (1) JP2004503089A (https=)
KR (1) KR100474605B1 (https=)
TW (1) TW519725B (https=)
WO (1) WO2002003457A2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102454363B1 (ko) 2020-08-24 2022-10-14 주식회사 세움피엔에프 운동기구의 수평 이동 장치
KR102491980B1 (ko) 2021-01-05 2023-01-27 최순복 필라테스용 레더바렐
CN113394184B (zh) * 2021-06-09 2022-06-17 武汉新芯集成电路制造有限公司 半导体器件及其制造方法
US11876047B2 (en) 2021-09-14 2024-01-16 International Business Machines Corporation Decoupled interconnect structures

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5904565A (en) * 1997-07-17 1999-05-18 Sharp Microelectronics Technology, Inc. Low resistance contact between integrated circuit metal levels and method for same
US6057239A (en) * 1997-12-17 2000-05-02 Advanced Micro Devices, Inc. Dual damascene process using sacrificial spin-on materials
US6127258A (en) * 1998-06-25 2000-10-03 Motorola Inc. Method for forming a semiconductor device
US6380096B2 (en) * 1998-07-09 2002-04-30 Applied Materials, Inc. In-situ integrated oxide etch process particularly useful for copper dual damascene
US6245662B1 (en) * 1998-07-23 2001-06-12 Applied Materials, Inc. Method of producing an interconnect structure for an integrated circuit
JP2000150644A (ja) * 1998-11-10 2000-05-30 Mitsubishi Electric Corp 半導体デバイスの製造方法
EP1192656A1 (en) * 1999-06-30 2002-04-03 Intel Corporation Method of protecting an underlying wiring layer during dual damascene processing

Similar Documents

Publication Publication Date Title
US12381195B2 (en) Semiconductor devices and methods of manufacture thereof
JP5670306B2 (ja) 浅いトレンチ分離および基板貫通ビアの集積回路設計への統合
TWI559447B (zh) 半導體裝置與其形成方法
US10636698B2 (en) Skip via structures
CN103579092B (zh) 半导体器件及其制造方法
TWI671852B (zh) 用於共用基板的電路的隔離結構
WO2006089959A1 (en) Metal interconnect structure and method
US10141394B2 (en) Integrated circuit comprising a metal-insulator-metal capacitor and fabrication method thereof
CN109390305A (zh) 一种键合晶圆及其制备方法
US6365971B1 (en) Unlanded vias with a low dielectric constant material as an intraline dielectric
US11114338B2 (en) Fully aligned via in ground rule region
CN103633041B (zh) 半导体器件和制造该半导体器件的方法
TW201937676A (zh) 具有氣隙之後段製程結構
US20120168902A1 (en) Method for fabricating a capacitor and capacitor structure thereof
TWI697969B (zh) 具有混合金屬化之互連
US9837305B1 (en) Forming deep airgaps without flop over
CN101730928A (zh) 使用保形绝缘体层形成互补金属元件
JP2001284451A (ja) 二次元波形構造の製造方法
JP2004503089A5 (https=)
US7371653B2 (en) Metal interconnection structure of semiconductor device and method of forming the same
CN115732400B (zh) 半导体装置与其制造方法
CN103579088B (zh) 一种半导体器件硅通孔的制备方法
JP4097702B2 (ja) 単一ビアエッチングおよび二重充填プロセスによって形成された集積回路の多層配線構造
CN119943813A (zh) 一种半导体结构以及形成方法
KR100703975B1 (ko) 금속 배선 구조를 가지는 집적 회로 장치 형성 방법