JP2004235650A - ラミネート・キャリアを有する積層チップ電子パッケージとその製造方法 - Google Patents
ラミネート・キャリアを有する積層チップ電子パッケージとその製造方法 Download PDFInfo
- Publication number
- JP2004235650A JP2004235650A JP2004022066A JP2004022066A JP2004235650A JP 2004235650 A JP2004235650 A JP 2004235650A JP 2004022066 A JP2004022066 A JP 2004022066A JP 2004022066 A JP2004022066 A JP 2004022066A JP 2004235650 A JP2004235650 A JP 2004235650A
- Authority
- JP
- Japan
- Prior art keywords
- chip
- conductive
- carrier
- package
- chip carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/145—Organic substrates, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/024—Dielectric details, e.g. changing the dielectric material around a transmission line
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06558—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12044—OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/113—Via provided in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09536—Buried plated through-holes, i.e. plated through-holes formed in a core before lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10378—Interposers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/06—Lamination
- H05K2203/061—Lamination of previously made multilayered subassemblies
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49133—Assembling to base an electrical component, e.g., capacitor, etc. with component orienting
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Abstract
【解決手段】オーガニック・ラミネート・チップ・キャリアは複数の導電プレーンと誘電層とで構成され、チップの一方または両方をその底面上の基底を成す導体に結合させる。キャリアは、半導体チップ間の高周波数接続を確保するための高速部分を含むことが可能であり、かつ拡張されたオペレーション・能力のための内側のキャパシタ及び/または熱伝導部材を含むことも可能である。例えばASICチップである第1のチップはキャリアにハンダで結合され、例えばメモリ・チップである第2のチップは第1のチップの上面に固定されかつ複数のワイヤボンド接続部を使用してキャリアに結合される。
【選択図】図6
Description
「マルチチップ電子パッケージであって、
内部に間隔を置いて配置されかつ個々の誘電体層によって分離された複数の導電プレーンを含むオーガニック・ラミネート・チップ・キャリアを備え、このチップ・キャリアは、その第1の表面上の複数の電気接点と、その第2の表面上の複数の導電体とを含み、上記電気接点のうちの選択されたものは、上記導電体のうちの選択されたものに電気結合され、
上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に積層された配位で配置された第1及び第2の半導体チップを備え、各半導体チップは上記電気接点のうちの選択されたものに電気結合されるマルチチップ電子パッケージ」
である。
「上記電気接点のうちの選択されたものは、上記半導体チップのうちの選択されたものが互いに電気結合されるように上記電気接点のうちの別の選択されたものに電気結合される」
ものである。
「上記第1の半導体チップは上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に直接配置され、上記第2の半導体チップは上記第1の半導体チップ上に配置される」
ものである。
「上記第1の半導体チップはASIC半導体チップであり、上記第2の半導体チップはメモリ・チップ」
である。
「上記第1の半導体チップは、複数の半田球によって上記電気接点のうちの選択されたものに電気結合される」
ものである。
「上記第2の半導体チップは、複数のワイヤボンド接続部によって上記電気接点のうちの選択されたものに電気結合される」
ものである。
「実質的に上記第1及び第2の半導体チップの上に配置される放熱部材をさらに含む」
ものである。
「上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に配置されかつ上記第1及び第2の半導体チップの周辺に間隔を置いて配置された補強部材をさらに含み、上記放熱部材は上記補強部材の上に配置される」
ものである。
「上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に位置づけられかつ実質的に上記第1及び第2の半導体チップの双方を被覆する一定量の封止材をさらに含む」
ものである。
「上記オーガニック・ラミネート・チップ・キャリアは、その内部の熱伝導部材と、上記第1の半導体チップを上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上の上記電気接点のうちの選択されたものに電気結合させる複数のハンダ・エレメントとを含み、上記熱伝導層は、上記電気接点のうちの上記選択されたものの上に上記ハンダ・エレメントによって形成される上記電気結合の不良を実質的に防止する選択された厚さと熱膨張率とを有する」
ものである。
「上記熱伝導部材は、銅製の第1の層と、鉄合金製の第2の層と、銅製の第3の層とから成る」
ものである。
「上記オーガニック・ラミネート・チップ・キャリアは、少なくとも1つの誘電層と少なくとも1つの導電プレーンとを含む第1の多層部分であって、上記導電プレーンは信号を第1の周波数で自らに沿って伝送させる能力のある信号ラインを含む第1の多層部分と、上記第1の多層部分に結合されかつ上記第1及び第2の半導体チップをそれに結合させるように適合化された第2の多層部分とを含み、上記第2の多層部分は少なくとも1つの誘電層と少なくとも1つの導電性の信号プレーンとを含み、上記第2の多層部分の上記導電性の信号プレーンは、信号を上記第1の周波数より高い周波数で自らに沿って伝送させる能力のある信号ラインを含み、これにより上記複数の半導体デバイス間に高速接続がもたらされる請求項1記載のパッケージ」
である。
「上記第2の多層部分は、導電プレーンと、上記導電プレーンの反対の両側にある第1及び第2の誘電層とを含み、導電性の信号プレーンの数は2枚であり、導電性の信号プレーンは各々、信号を自らに沿って伝送させる能力がありかつ上記導電プレーンの反対側の上記第1及び第2の誘電層の個々の一方に配置されている上記信号プレーンを有する」
ものである。
「上記第2の多層部分はさらに、上記第1の誘電層上の上記導電性の信号プレーンの上記信号ラインの少なくとも1つと、上記第2の誘電層上の上記導電性の信号プレーンの上記信号ラインの少なくとも1つとを相互接続させる導電性のスルーホールを含む」
ものである。
「上記オーガニック・ラミネート・チップ・キャリアはその内部に内側のキャパシタを含む」
ものである。
「マルチチップ電子パッケージを製造する方法であって、
第1及び第2の表面を有しかつ内部に間隔を置いて配置されかつ個々の誘電体層によって分離された複数の導電プレーンを含むオーガニック・ラミネート・チップ・キャリアを供給することと、
上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に複数の電気接点を供給することと、
上記オーガニック・ラミネート・チップ・キャリアの上記第2の表面上に複数の導電体を供給することを含み、上記電気接点のうちの選択されたものは上記導電体のうちの選択されたものに電気結合され、
第1及び第2の半導体チップを上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に積層された配位で配置し、かつ上記第1及び第2の半導体チップを上記電気接点のうちの上記選択されたものに電気結合することを含む方法」
である。
「上記第1の半導体チップの電気結合は、複数のハンダ部材を使用して達成される」
ものである。
「上記第2の半導体チップの電気結合は、複数のワイヤボンド接続部を使用して達成される」
ものである。
「複数のハンダ部材を上記導電体のうちの上記選択されたものに電気結合させることをさらに含み、上記ハンダ部材は、上記導電体のうちの上記選択されたものを回路基板上の個々の導体に電気結合させるように適合化される」
ものである。
「マルチチップ電子パッケージ・アッセンブリであって、
上に複数の導電部材を含む回路基板と、
内部に間隔を置いて配置されかつ個々の誘電体層によって分離された複数の導電プレーンを含むオーガニック・ラミネート・チップ・キャリアとを含み、上記チップ・キャリアは、その第1の表面上の複数の電気接点と、その第2の表面上の複数の導電体とを含み、上記電気接点のうちの選択されたものは、上記導電体のうちの選択されたものに電気結合され、
上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に積層された配位で間隔を置いて配置されかつ上記電気接点のうちの選択されたものに電気結合された第1及び第2の半導体チップと、
上記オーガニック・ラミネート・チップ・キャリアの上記第2の表面上の上記導電体のうちの上記選択されたものを上記回路基板上の個々の上記導電部材に電気接続する複数の導電エレメントとを含むマルチチップ電子パッケージ・アッセンブリ」
である。
「上記回路基板はプリント回路基板である」
ものである。
「上記複数の導電エレメントは複数のハンダ部材を備える」
ものである。
「上記第1の半導体チップを上記ラミネート・チップ・キャリアの上記第1の表面上の上記複数の電気接点のうちの選択されたものに電気結合させる第1の複数のハンダ部材をさらに含む」
ものである。
「上記第2の半導体チップを上記ラミネート・チップ・キャリアの上記第1の表面上の上記複数の電気接点のうちの別の選択されたものに電気結合させる複数のワイヤボンド接続部をさらに含む」
ものである。
また、追加の結合を行うために、別の誘電体層55を追加して導電プレーン51をカバーすることも可能であり、この場合、開口45内の導電体51への接続は、キャリア30の片側のチップを電気結合する図8における類似の開口及び導電体61によって達成される。図8の向かって右側に示されているように、メッキされたスルーホール(PTH)71を使用し、キャリア30の全体厚さを通して伸長させることが可能である。このようなスルーホールは従来技術を使用して形成されることも可能であり、かつ例えばその表面にメッキされた導体(銅等)の薄層を含む。また、このスルーホールは、導電性のピンまたはこれに類似するものが所望される場合にこうした追加コンポーネントを受容するためにも使用可能である。またPTH71は、1つまたは複数のコンポーネントをキャリアのベースまたは第1の部分31における内側の導電プレーンに結合させることもできる。
2、300 オーガニック・ラミネート・チップ・キャリア
3、3’ 半導体チップ
4 導電プレーン
5 誘電体
6 電気接点
7、7’、9 半田球
8 導電体
10 基礎回路基板
11 上部高速部、パッケージ
12 下部、半導体チップ
13 熱伝導部材
14 封止材
15、17 放熱カバー部材
16 補強部材
18 放熱部材
19 情報処理システム
20、20’、20’’ 多層部分、第二の部分
21 中央導電プレーン
23 誘電体
25、27導電プレーン
29 導電スルーホール
30、30’、30’’、30’’’ チップ・キャリア
31、31’ 第一の多層部分
33、35 外部導電層
41、43、51 誘電層、導電プレーン
45 開口部
55 誘電体層
55’ 外部導電層
61、73’ 導電体
71、71’ スルーホール
77、77’、77’’ 半導体チップ
79 半田球
81 誘電層
83 導電層
85 スルーホール
91 導電スルーホール
93 ピン
95 延長開口部
101 幅広導電体
103 スルーホール
105 ライン
106 中間導電プレーン
111 マルチチップ電子パッケージ
Claims (24)
- マルチチップ電子パッケージであって、
内部に間隔を置いて配置されかつ個々の誘電体層によって分離された複数の導電プレーンを含むオーガニック・ラミネート・チップ・キャリアを備え、このチップ・キャリアは、その第1の表面上の複数の電気接点と、その第2の表面上の複数の導電体とを含み、上記電気接点のうちの選択されたものは、上記導電体のうちの選択されたものに電気結合され、
上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に積層された配位で配置された第1及び第2の半導体チップを備え、各半導体チップは上記電気接点のうちの選択されたものに電気結合されるマルチチップ電子パッケージ。 - 上記電気接点のうちの選択されたものは、上記半導体チップのうちの選択されたものが互いに電気結合されるように上記電気接点のうちの別の選択されたものに電気結合される請求項1記載のパッケージ。
- 上記第1の半導体チップは上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に直接配置され、上記第2の半導体チップは上記第1の半導体チップ上に配置される請求項1記載のパッケージ。
- 上記第1の半導体チップはASIC半導体チップであり、上記第2の半導体チップはメモリ・チップである請求項3記載のパッケージ。
- 上記第1の半導体チップは、複数のハンダボールによって上記電気接点のうちの選択されたものに電気結合される請求項4記載のパッケージ。
- 上記第2の半導体チップは、複数のワイヤボンド接続部によって上記電気接点のうちの選択されたものに電気結合される請求項4記載のパッケージ。
- 実質的に上記第1及び第2の半導体チップの上に配置される放熱部材をさらに含む請求項6記載のパッケージ。
- 上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に配置されかつ上記第1及び第2の半導体チップの周辺に間隔を置いて配置された補強部材をさらに含み、上記放熱部材は上記補強部材の上に配置される請求項7記載のパッケージ。
- 上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に位置づけられかつ実質的に上記第1及び第2の半導体チップの双方を被覆する一定量の封止材をさらに含む請求項1記載のパッケージ。
- 上記オーガニック・ラミネート・チップ・キャリアは、その内部の熱伝導部材と、上記第1の半導体チップを上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上の上記電気接点のうちの選択されたものに電気結合させる複数のハンダ・エレメントとを含み、上記熱伝導層は、上記電気接点のうちの上記選択されたものの上に上記ハンダ・エレメントによって形成される上記電気結合の不良を実質的に防止する選択された厚さと熱膨張係数とを有する請求項1記載のパッケージ。
- 上記熱伝導部材は、銅製の第1の層と、鉄合金製の第2の層と、銅製の第3の層とから成る請求項10記載のパッケージ。
- 上記オーガニック・ラミネート・チップ・キャリアは、少なくとも1つの誘電層と少なくとも1つの導電プレーンとを含む第1の多層部分であって、上記導電プレーンは信号を第1の周波数で自らに沿って伝送させる能力のある信号ラインを含む第1の多層部分と、上記第1の多層部分に結合されかつ上記第1及び第2の半導体チップをそれに結合させるように適合化された第2の多層部分とを含み、上記第2の多層部分は少なくとも1つの誘電層と少なくとも1つの導電性の信号プレーンとを含み、上記第2の多層部分の上記導電性の信号プレーンは、信号を上記第1の周波数より高い周波数で自らに沿って伝送させる能力のある信号ラインを含み、これにより上記複数の半導体デバイス間に高速接続がもたらされる請求項1記載のパッケージ。
- 上記第2の多層部分は、導電プレーンと、上記導電プレーンの反対の両側にある第1及び第2の誘電層とを含み、導電性の信号プレーンの数は2枚であり、導電性の信号プレーンは各々、信号を自らに沿って伝送させる能力がありかつ上記導電プレーンの反対側の上記第1及び第2の誘電層の個々の一方に配置されている上記信号プレーンを有する請求項12記載のパッケージ。
- 上記第2の多層部分はさらに、上記第1の誘電層上の上記導電性の信号プレーンの上記信号ラインの少なくとも1つと、上記第2の誘電層上の上記導電性の信号プレーンの上記信号ラインの少なくとも1つとを相互接続させる導電性のスルーホールを含む請求項13記載のパッケージ。
- 上記オーガニック・ラミネート・チップ・キャリアはその内部に内側のキャパシタを含む請求項1記載のパッケージ。
- マルチチップ電子パッケージを製造する方法であって、
第1及び第2の表面を有しかつ内部に間隔を置いて配置されかつ個々の誘電体層によって分離された複数の導電プレーンを含むオーガニック・ラミネート・チップ・キャリアを供給することと、
上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に複数の電気接点を供給することと、
上記オーガニック・ラミネート・チップ・キャリアの上記第2の表面上に複数の導電体を供給することを含み、上記電気接点のうちの選択されたものは上記導電体のうちの選択されたものに電気結合され、
第1及び第2の半導体チップを上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に積層された配位で配置し、かつ上記第1及び第2の半導体チップを上記電気接点のうちの上記選択されたものに電気結合することを含む方法。 - 上記第1の半導体チップの電気結合は、複数のハンダ部材を使用して達成される請求項16記載の方法。
- 上記第2の半導体チップの電気結合は、複数のワイヤボンド接続部を使用して達成される請求項16記載の方法。
- 複数のハンダ部材を上記導電体のうちの上記選択されたものに電気結合させることをさらに含み、上記ハンダ部材は、上記導電体のうちの上記選択されたものを回路基板上の個々の導体に電気結合させるように適合化される請求項16記載の方法。
- マルチチップ電子パッケージ・アッセンブリであって、
上に複数の導電部材を含む回路基板と、
内部に間隔を置いて配置されかつ個々の誘電体層によって分離された複数の導電プレーンを含むオーガニック・ラミネート・チップ・キャリアとを含み、上記チップ・キャリアは、その第1の表面上の複数の電気接点と、その第2の表面上の複数の導電体とを含み、上記電気接点のうちの選択されたものは、上記導電体のうちの選択されたものに電気結合され、
上記オーガニック・ラミネート・チップ・キャリアの上記第1の表面上に積層された配位で間隔を置いて配置されかつ上記電気接点のうちの選択されたものに電気結合された第1及び第2の半導体チップと、
上記オーガニック・ラミネート・チップ・キャリアの上記第2の表面上の上記導電体のうちの上記選択されたものを上記回路基板上の個々の上記導電部材に電気接続する複数の導電エレメントとを含むマルチチップ電子パッケージ・アッセンブリ。 - 上記回路基板はプリント回路基板である請求項20記載のアッセンブリ。
- 上記複数の導電エレメントは複数のハンダ部材を備える請求項20記載のアッセンブリ。
- 上記第1の半導体チップを上記ラミネート・チップ・キャリアの上記第1の表面上の上記複数の電気接点のうちの選択されたものに電気結合させる第1の複数のハンダ部材をさらに含む請求項20記載のアッセンブリ。
- 上記第2の半導体チップを上記ラミネート・チップ・キャリアの上記第1の表面上の上記複数の電気接点のうちの別の選択されたものに電気結合させる複数のワイヤボンド接続部をさらに含む請求項23記載のアッセンブリ。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/354,000 US6828514B2 (en) | 2003-01-30 | 2003-01-30 | High speed circuit board and method for fabrication |
US10/394,107 US7035113B2 (en) | 2003-01-30 | 2003-03-24 | Multi-chip electronic package having laminate carrier and method of making same |
US10/661,616 US6992896B2 (en) | 2003-01-30 | 2003-09-15 | Stacked chip electronic package having laminate carrier and method of making same |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2004235650A true JP2004235650A (ja) | 2004-08-19 |
Family
ID=32659899
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004022066A Pending JP2004235650A (ja) | 2003-01-30 | 2004-01-29 | ラミネート・キャリアを有する積層チップ電子パッケージとその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7161810B2 (ja) |
EP (1) | EP1443561A3 (ja) |
JP (1) | JP2004235650A (ja) |
CA (1) | CA2455024A1 (ja) |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4489411B2 (ja) * | 2003-01-23 | 2010-06-23 | 新光電気工業株式会社 | 電子部品実装構造の製造方法 |
US6828514B2 (en) * | 2003-01-30 | 2004-12-07 | Endicott Interconnect Technologies, Inc. | High speed circuit board and method for fabrication |
KR100584965B1 (ko) * | 2003-02-24 | 2006-05-29 | 삼성전기주식회사 | 패키지 기판 및 그 제조 방법 |
JP4559163B2 (ja) * | 2004-08-31 | 2010-10-06 | ルネサスエレクトロニクス株式会社 | 半導体装置用パッケージ基板およびその製造方法と半導体装置 |
US7291790B2 (en) * | 2005-05-02 | 2007-11-06 | Cisco Technology, Inc. | Apertures for signal shaping using ground and signal PTH back-drilling |
US7583506B1 (en) * | 2005-10-14 | 2009-09-01 | The Boeing Company | Multi operational system apparatus and method |
JP2007158279A (ja) | 2005-12-09 | 2007-06-21 | Hitachi Ltd | 半導体装置及びそれを用いた電子制御装置 |
US8110899B2 (en) * | 2006-12-20 | 2012-02-07 | Intel Corporation | Method for incorporating existing silicon die into 3D integrated stack |
TWM316494U (en) * | 2007-03-02 | 2007-08-01 | Lite On Semiconductor Corp | Semiconductor package structure having composite insulating substrate |
TWI324819B (en) * | 2007-03-09 | 2010-05-11 | Advanced Semiconductor Eng | Package substrate stripe, metal surface treatment method thereof and chip package structure |
JP4405537B2 (ja) * | 2007-08-30 | 2010-01-27 | 富士通株式会社 | キャパシタ内蔵インタポーザ、それを備えた半導体装置及びキャパシタ内蔵インタポーザの製造方法 |
US8358511B2 (en) * | 2007-09-06 | 2013-01-22 | International Business Machines Corporation | Electronic board arrangement and electronic interconnect board of an electronic board arrangement |
DE102007044602A1 (de) * | 2007-09-19 | 2009-04-23 | Continental Automotive Gmbh | Multilayer-Leiterplatte und Verwendung einer Multilayer-Leiterplatte |
US7529095B2 (en) * | 2007-09-28 | 2009-05-05 | Visteon Global Technologies, Inc. | Integrated electrical shield in a heat sink |
US7977583B2 (en) * | 2007-12-13 | 2011-07-12 | Teradyne, Inc. | Shielded cable interface module and method of fabrication |
JP2009158815A (ja) * | 2007-12-27 | 2009-07-16 | Fujitsu Ltd | 多層配線基板の製造方法および多層配線基板構造 |
US7692101B2 (en) * | 2008-01-09 | 2010-04-06 | Xilinx, Inc. | Reduction of jitter in a semiconductor device by controlling printed circuit board and package substrate stackup |
JP4991637B2 (ja) * | 2008-06-12 | 2012-08-01 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
DE102008028757B4 (de) * | 2008-06-17 | 2017-03-16 | Epcos Ag | Verfahren zur Herstellung einer Halbleiterchipanordnung |
US8202765B2 (en) * | 2009-01-22 | 2012-06-19 | International Business Machines Corporation | Achieving mechanical and thermal stability in a multi-chip package |
JP5147755B2 (ja) * | 2009-02-20 | 2013-02-20 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
CN101909401B (zh) * | 2009-06-05 | 2013-11-06 | 鸿富锦精密工业(深圳)有限公司 | 印刷电路板结构 |
TWI501380B (zh) * | 2010-01-29 | 2015-09-21 | Nat Chip Implementation Ct Nat Applied Res Lab | 多基板晶片模組堆疊之三維系統晶片結構 |
CN102683311B (zh) * | 2011-03-10 | 2014-12-10 | 精材科技股份有限公司 | 晶片封装体及其形成方法 |
KR20130057314A (ko) * | 2011-11-23 | 2013-05-31 | 삼성전기주식회사 | 인쇄회로기판 및 인쇄회로기판 제조 방법 |
US9412689B2 (en) * | 2012-01-24 | 2016-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packaging structure and method |
US9530716B2 (en) * | 2012-04-20 | 2016-12-27 | Sandisk Technologies Inc. | Apparatus, system, and method for transferring heat from memory components |
US8900008B2 (en) | 2012-05-25 | 2014-12-02 | International Business Machines Corporation | Universal press-fit connection for printed circuit boards |
CN103809708A (zh) * | 2012-11-07 | 2014-05-21 | 辉达公司 | 平板电子设备及其辅助散热装置、以及两者的组件 |
US9538633B2 (en) * | 2012-12-13 | 2017-01-03 | Nvidia Corporation | Passive cooling system integrated into a printed circuit board for cooling electronic components |
KR102125905B1 (ko) * | 2013-04-25 | 2020-06-24 | 삼성디스플레이 주식회사 | 인쇄 회로 기판, 표시 장치 및 인쇄 회로 기판의 제조 방법 |
US9070987B2 (en) * | 2013-10-30 | 2015-06-30 | Samtec, Inc. | Connector with secure wafer retention |
DE102015107109B4 (de) * | 2015-05-07 | 2023-10-05 | Infineon Technologies Ag | Elektronische Vorrichtung mit einem Metallsubstrat und einem in einem Laminat eingebetteten Halbleitermodul |
WO2017008993A1 (en) * | 2015-07-16 | 2017-01-19 | Asml Netherlands B.V. | Inspection substrate and inspection method |
KR20170066843A (ko) * | 2015-12-07 | 2017-06-15 | 삼성전자주식회사 | 적층형 반도체 장치 및 적층형 반도체 장치의 제조 방법 |
US10068817B2 (en) * | 2016-03-18 | 2018-09-04 | Macom Technology Solutions Holdings, Inc. | Semiconductor package |
US11222834B2 (en) * | 2019-03-22 | 2022-01-11 | Analog Devices International Unlimited Company | Package with electrical pathway |
CN112349668B (zh) * | 2020-09-28 | 2022-04-26 | 中国电子科技集团公司第二十九研究所 | 一种采用射频母板的宽带射频模块结构及其设计方法 |
Family Cites Families (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4612601A (en) | 1983-11-30 | 1986-09-16 | Nec Corporation | Heat dissipative integrated circuit chip package |
US4902610A (en) * | 1985-08-02 | 1990-02-20 | Shipley Company Inc. | Method for manufacture of multilayer circuit board |
US4882454A (en) * | 1988-02-12 | 1989-11-21 | Texas Instruments Incorporated | Thermal interface for a printed wiring board |
JPH01307294A (ja) | 1988-06-03 | 1989-12-12 | Fujitsu Ltd | 多層プリント基板 |
US5025306A (en) | 1988-08-09 | 1991-06-18 | Texas Instruments Incorporated | Assembly of semiconductor chips |
US5072075A (en) * | 1989-06-28 | 1991-12-10 | Digital Equipment Corporation | Double-sided hybrid high density circuit board and method of making same |
US5121190A (en) * | 1990-03-14 | 1992-06-09 | International Business Machines Corp. | Solder interconnection structure on organic substrates |
JPH0425155A (ja) | 1990-05-18 | 1992-01-28 | Fujitsu Ltd | 多層回路基板とその製造方法 |
DE4100238A1 (de) * | 1991-01-07 | 1992-07-09 | Philips Patentverwaltung | Viellagenplatine, insbesondere fuer hochfrequenz |
US5768109A (en) * | 1991-06-26 | 1998-06-16 | Hughes Electronics | Multi-layer circuit board and semiconductor flip chip connection |
US5483421A (en) * | 1992-03-09 | 1996-01-09 | International Business Machines Corporation | IC chip attachment |
US5313366A (en) | 1992-08-12 | 1994-05-17 | International Business Machines Corporation | Direct chip attach module (DCAM) |
JP2513443B2 (ja) * | 1993-06-11 | 1996-07-03 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 多層回路基板組立体 |
DE4409100A1 (de) * | 1994-03-17 | 1995-09-21 | Daimler Benz Aerospace Ag | Hochfrequenzschaltung mit integrierter Logikschaltung |
JP3034180B2 (ja) | 1994-04-28 | 2000-04-17 | 富士通株式会社 | 半導体装置及びその製造方法及び基板 |
US6031723A (en) * | 1994-08-18 | 2000-02-29 | Allen-Bradley Company, Llc | Insulated surface mount circuit board construction |
US5561322A (en) * | 1994-11-09 | 1996-10-01 | International Business Machines Corporation | Semiconductor chip package with enhanced thermal conductivity |
KR100394930B1 (ko) * | 1995-02-07 | 2003-12-18 | 비큐론 파마세티컬스 인코포레이티드 | Ge2270및ge2270-유사항생제의염기성옥사졸린-아미드유도체 |
US5574630A (en) * | 1995-05-11 | 1996-11-12 | International Business Machines Corporation | Laminated electronic package including a power/ground assembly |
US5668409A (en) | 1995-06-05 | 1997-09-16 | Harris Corporation | Integrated circuit with edge connections and method |
US5719745A (en) | 1995-07-12 | 1998-02-17 | International Business Machines Corporation | Extended surface cooling for chip stack applications |
JPH09232376A (ja) | 1996-02-26 | 1997-09-05 | Fujitsu Ltd | 突起電極を用いた表面実装構造及び中間基板 |
US5894517A (en) * | 1996-06-07 | 1999-04-13 | Cabletron Systems Inc. | High-speed backplane bus with low RF radiation |
US5815374A (en) | 1996-09-30 | 1998-09-29 | International Business Machines Corporation | Method and apparatus for redirecting certain input/output connections of integrated circuit chip configurations |
US5838063A (en) * | 1996-11-08 | 1998-11-17 | W. L. Gore & Associates | Method of increasing package reliability using package lids with plane CTE gradients |
US5894173A (en) * | 1996-11-27 | 1999-04-13 | Texas Instruments Incorporated | Stress relief matrix for integrated circuit packaging |
JPH10173410A (ja) * | 1996-12-12 | 1998-06-26 | Sharp Corp | ストリップ線路を用いた伝送回路 |
US6117759A (en) | 1997-01-03 | 2000-09-12 | Motorola Inc. | Method for multiplexed joining of solder bumps to various substrates during assembly of an integrated circuit package |
US5903437A (en) | 1997-01-17 | 1999-05-11 | International Business Machines Corporation | High density edge mounting of chips |
US5798563A (en) * | 1997-01-28 | 1998-08-25 | International Business Machines Corporation | Polytetrafluoroethylene thin film chip carrier |
US5815372A (en) * | 1997-03-25 | 1998-09-29 | Intel Corporation | Packaging multiple dies on a ball grid array substrate |
JP3926880B2 (ja) * | 1997-03-31 | 2007-06-06 | 富士通株式会社 | 多層プリント板 |
US5900675A (en) * | 1997-04-21 | 1999-05-04 | International Business Machines Corporation | Organic controlled collapse chip connector (C4) ball grid array (BGA) chip carrier with dual thermal expansion rates |
US6081430A (en) * | 1997-05-06 | 2000-06-27 | La Rue; George Sterling | High-speed backplane |
JP3877095B2 (ja) | 1997-09-09 | 2007-02-07 | 株式会社三井ハイテック | 半導体装置 |
US5982630A (en) * | 1997-11-06 | 1999-11-09 | Intel Corporation | Printed circuit board that provides improved thermal dissipation |
US6075423A (en) * | 1997-11-26 | 2000-06-13 | Intel Corporation | Controlling signal trace characteristic impedance via a conductive epoxy layer |
DE19756818A1 (de) * | 1997-12-19 | 1999-06-24 | Bosch Gmbh Robert | Mehrlagen-Leiterplatte |
JP2000022071A (ja) | 1998-06-29 | 2000-01-21 | Denso Corp | バンプを有する電子部品 |
JP2000024150A (ja) | 1998-07-10 | 2000-01-25 | Mitsubishi Rayon Co Ltd | 繊維強化プラスチック製ゴルフクラブシャフト |
US6146202A (en) * | 1998-08-12 | 2000-11-14 | Robinson Nugent, Inc. | Connector apparatus |
US6246010B1 (en) * | 1998-11-25 | 2001-06-12 | 3M Innovative Properties Company | High density electronic package |
EP1198005A4 (en) | 1999-03-26 | 2004-11-24 | Hitachi Ltd | SEMICONDUCTOR MODULE AND ITS MOUNTING METHOD |
US6376769B1 (en) * | 1999-05-18 | 2002-04-23 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
US6351393B1 (en) * | 1999-07-02 | 2002-02-26 | International Business Machines Corporation | Electronic package for electronic components and method of making same |
KR100533673B1 (ko) * | 1999-09-03 | 2005-12-05 | 세이코 엡슨 가부시키가이샤 | 반도체 장치 및 그 제조 방법, 회로 기판 및 전자 기기 |
US6407341B1 (en) * | 2000-04-25 | 2002-06-18 | International Business Machines Corporation | Conductive substructures of a multilayered laminate |
TW445610B (en) * | 2000-06-16 | 2001-07-11 | Siliconware Precision Industries Co Ltd | Stacked-die packaging structure |
WO2002001639A2 (de) * | 2000-06-29 | 2002-01-03 | Siemens Aktiengesellschaft | Substrat und modul |
US6441499B1 (en) * | 2000-08-30 | 2002-08-27 | Lsi Logic Corporation | Thin form factor flip chip ball grid array |
US6370012B1 (en) * | 2000-08-30 | 2002-04-09 | International Business Machines Corporation | Capacitor laminate for use in printed circuit board and as an interconnector |
US6724078B1 (en) | 2000-08-31 | 2004-04-20 | Intel Corporation | Electronic assembly comprising solderable thermal interface |
JP4701506B2 (ja) | 2000-09-14 | 2011-06-15 | ソニー株式会社 | 回路ブロック体の製造方法、配線回路装置の製造方法並びに半導体装置の製造方法 |
US20020125967A1 (en) * | 2000-11-03 | 2002-09-12 | Garrett Richard H. | Air dielectric backplane interconnection system |
US6614267B2 (en) * | 2000-12-01 | 2003-09-02 | Kabushiki Kaisha Toshiba | Electronic circuit device and hybrid integrated circuit with an ASIC and an FPGA |
WO2002061827A1 (fr) | 2001-01-31 | 2002-08-08 | Sony Corporation | DISPOSITIF à SEMI-CONDUCTEUR ET SON PROCEDE DE FABRICATION |
US6441483B1 (en) * | 2001-03-30 | 2002-08-27 | Micron Technology, Inc. | Die stacking scheme |
US6495772B2 (en) * | 2001-04-12 | 2002-12-17 | International Business Machines Corporation | High performance dense wire for printed circuit board |
JP3666411B2 (ja) | 2001-05-07 | 2005-06-29 | ソニー株式会社 | 高周波モジュール装置 |
US6431914B1 (en) * | 2001-06-04 | 2002-08-13 | Hon Hai Precision Ind. Co., Ltd. | Grounding scheme for a high speed backplane connector system |
JP4790157B2 (ja) * | 2001-06-07 | 2011-10-12 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US6903278B2 (en) * | 2001-06-29 | 2005-06-07 | Intel Corporation | Arrangements to provide mechanical stiffening elements to a thin-core or coreless substrate |
JP4025155B2 (ja) | 2002-09-12 | 2007-12-19 | トヨタ自動車株式会社 | アクチュエータ |
-
2004
- 2004-01-09 CA CA002455024A patent/CA2455024A1/en not_active Abandoned
- 2004-01-28 EP EP04250437A patent/EP1443561A3/en not_active Withdrawn
- 2004-01-29 JP JP2004022066A patent/JP2004235650A/ja active Pending
-
2005
- 2005-09-30 US US11/238,960 patent/US7161810B2/en not_active Expired - Lifetime
-
2006
- 2006-06-19 US US11/455,183 patent/US7665207B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20060240594A1 (en) | 2006-10-26 |
EP1443561A2 (en) | 2004-08-04 |
US7665207B2 (en) | 2010-02-23 |
EP1443561A3 (en) | 2008-01-02 |
CA2455024A1 (en) | 2004-07-30 |
US20060023439A1 (en) | 2006-02-02 |
US7161810B2 (en) | 2007-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6992896B2 (en) | Stacked chip electronic package having laminate carrier and method of making same | |
US7161810B2 (en) | Stacked chip electronic package having laminate carrier and method of making same | |
US7800916B2 (en) | Circuitized substrate with internal stacked semiconductor chips, method of making same, electrical assembly utilizing same and information handling system utilizing same | |
US7589283B2 (en) | Method of making circuitized substrate with improved impedance control circuitry, electrical assembly and information handling system | |
JP4404252B2 (ja) | 高速性能を有する印刷回路基板とその製造方法 | |
US6995322B2 (en) | High speed circuitized substrate with reduced thru-hole stub, method for fabrication and information handling system utilizing same | |
US6967398B2 (en) | Module power distribution network | |
JP2910670B2 (ja) | 半導体実装構造 | |
US20040021210A1 (en) | Semiconductor packaging apparatus | |
JPS6249989B2 (ja) | ||
US7045897B2 (en) | Electrical assembly with internal memory circuitized substrate having electronic components positioned thereon, method of making same, and information handling system utilizing same | |
US7622384B2 (en) | Method of making multi-chip electronic package with reduced line skew | |
US7023707B2 (en) | Information handling system | |
US8829361B2 (en) | Wiring board and mounting structure using the same | |
JP2012209527A (ja) | 部品内蔵基板及びその製造方法 | |
US6965169B2 (en) | Hybrid integrated circuit package substrate | |
JP4099072B2 (ja) | 部品内蔵モジュール | |
CN114902401B (zh) | 热管理封装件和方法 | |
JPH08148601A (ja) | 多層配線基板 | |
JPH08172158A (ja) | プリント配線板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060927 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090608 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090616 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20090914 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090916 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20090925 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20091002 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20091209 |