JP2003317471A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003317471A5 JP2003317471A5 JP2002113788A JP2002113788A JP2003317471A5 JP 2003317471 A5 JP2003317471 A5 JP 2003317471A5 JP 2002113788 A JP2002113788 A JP 2002113788A JP 2002113788 A JP2002113788 A JP 2002113788A JP 2003317471 A5 JP2003317471 A5 JP 2003317471A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- refresh
- signal
- state
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 9
- 238000001514 detection method Methods 0.000 claims 2
- 239000011159 matrix material Substances 0.000 claims 2
- 230000000737 periodic effect Effects 0.000 claims 1
- 230000004044 response Effects 0.000 claims 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002113788A JP2003317471A (ja) | 2002-04-16 | 2002-04-16 | 半導体記憶装置 |
| US10/270,137 US7111112B2 (en) | 2002-04-16 | 2002-10-15 | Semiconductor memory device having control circuit |
| KR10-2002-0080183A KR100512546B1 (ko) | 2002-04-16 | 2002-12-16 | 제어 회로를 갖는 반도체 기억 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002113788A JP2003317471A (ja) | 2002-04-16 | 2002-04-16 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003317471A JP2003317471A (ja) | 2003-11-07 |
| JP2003317471A5 true JP2003317471A5 (enExample) | 2005-09-22 |
Family
ID=28786709
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002113788A Pending JP2003317471A (ja) | 2002-04-16 | 2002-04-16 | 半導体記憶装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7111112B2 (enExample) |
| JP (1) | JP2003317471A (enExample) |
| KR (1) | KR100512546B1 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4667888B2 (ja) * | 2005-02-01 | 2011-04-13 | パナソニック株式会社 | 半導体記憶装置 |
| KR102034626B1 (ko) * | 2013-06-26 | 2019-10-21 | 삼성전자 주식회사 | 메모리 동작을 제어하는 방법 및 장치 |
| KR20200051318A (ko) | 2018-11-05 | 2020-05-13 | (주) 스마트웨어 | 경량 인스턴트 영상 데이터 기반의 일대일 학습 코칭 방법, 그리고 그 시스템 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100223339B1 (ko) | 1996-12-31 | 1999-10-15 | 김영환 | 반도체 장치에서 리프레쉬 동작중 모드전환 방지방법 |
| JP2001118383A (ja) * | 1999-10-20 | 2001-04-27 | Fujitsu Ltd | リフレッシュを自動で行うダイナミックメモリ回路 |
| KR100390906B1 (ko) * | 2001-05-25 | 2003-07-12 | 주식회사 하이닉스반도체 | 가상형 스태틱 랜덤 억세스 메모리장치 및 그의 구동방법 |
| JP4743999B2 (ja) * | 2001-05-28 | 2011-08-10 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| US6625077B2 (en) * | 2001-10-11 | 2003-09-23 | Cascade Semiconductor Corporation | Asynchronous hidden refresh of semiconductor memory |
| US6735139B2 (en) * | 2001-12-14 | 2004-05-11 | Silicon Storage Technology, Inc. | System and method for providing asynchronous SRAM functionality with a DRAM array |
-
2002
- 2002-04-16 JP JP2002113788A patent/JP2003317471A/ja active Pending
- 2002-10-15 US US10/270,137 patent/US7111112B2/en not_active Expired - Fee Related
- 2002-12-16 KR KR10-2002-0080183A patent/KR100512546B1/ko not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2005222581A5 (enExample) | ||
| JP2000137983A5 (enExample) | ||
| JP2982928B2 (ja) | 半導体記憶装置 | |
| CN108346445B (zh) | 存储器装置、数据处理装置及存储器装置的操作方法 | |
| JPH01125795A (ja) | 仮想型スタティック半導体記憶装置及びこの記憶装置を用いたシステム | |
| KR100472996B1 (ko) | 리프레쉬 회로를 갖는 반도체 기억 장치 | |
| WO2002049037A1 (en) | Semiconductor memory device and refresh control circuit | |
| KR100805528B1 (ko) | 반도체 메모리 장치에서의 선택적 리프레시 방법 및 시스템 | |
| JP2004030738A (ja) | ダイナミック型半導体メモリ装置 | |
| JPH11144497A5 (enExample) | ||
| JP2003059261A (ja) | メモリシステム及び半導体集積回路 | |
| JP2003187593A5 (enExample) | ||
| US7304908B2 (en) | SRAM device capable of performing burst operation | |
| KR20040101329A (ko) | 의사-정적 메모리 장치를 위한 비동기 인터페이스 회로와방법 | |
| JP2003317471A5 (enExample) | ||
| US20050289294A1 (en) | DRAM with half and full density operation | |
| JP4934118B2 (ja) | 半導体記憶装置 | |
| JPH0468714B2 (enExample) | ||
| US20060209610A1 (en) | Semiconductor memory and method for analyzing failure of semiconductor memory | |
| JP2006216099A5 (enExample) | ||
| JPH1116394A5 (enExample) | ||
| JP2001243764A (ja) | 半導体記憶装置 | |
| US7102949B2 (en) | Semiconductor memory device and memory system | |
| JP4386657B2 (ja) | 半導体記憶装置 | |
| TWI220525B (en) | SRAM-compatible memory device employing DRAM cells |