JP2003317471A - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JP2003317471A JP2003317471A JP2002113788A JP2002113788A JP2003317471A JP 2003317471 A JP2003317471 A JP 2003317471A JP 2002113788 A JP2002113788 A JP 2002113788A JP 2002113788 A JP2002113788 A JP 2002113788A JP 2003317471 A JP2003317471 A JP 2003317471A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- level
- time
- memory device
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002113788A JP2003317471A (ja) | 2002-04-16 | 2002-04-16 | 半導体記憶装置 |
| US10/270,137 US7111112B2 (en) | 2002-04-16 | 2002-10-15 | Semiconductor memory device having control circuit |
| KR10-2002-0080183A KR100512546B1 (ko) | 2002-04-16 | 2002-12-16 | 제어 회로를 갖는 반도체 기억 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002113788A JP2003317471A (ja) | 2002-04-16 | 2002-04-16 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003317471A true JP2003317471A (ja) | 2003-11-07 |
| JP2003317471A5 JP2003317471A5 (enExample) | 2005-09-22 |
Family
ID=28786709
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002113788A Pending JP2003317471A (ja) | 2002-04-16 | 2002-04-16 | 半導体記憶装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7111112B2 (enExample) |
| JP (1) | JP2003317471A (enExample) |
| KR (1) | KR100512546B1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006216099A (ja) * | 2005-02-01 | 2006-08-17 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR102034626B1 (ko) * | 2013-06-26 | 2019-10-21 | 삼성전자 주식회사 | 메모리 동작을 제어하는 방법 및 장치 |
| KR20200051318A (ko) | 2018-11-05 | 2020-05-13 | (주) 스마트웨어 | 경량 인스턴트 영상 데이터 기반의 일대일 학습 코칭 방법, 그리고 그 시스템 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100223339B1 (ko) | 1996-12-31 | 1999-10-15 | 김영환 | 반도체 장치에서 리프레쉬 동작중 모드전환 방지방법 |
| JP2001118383A (ja) * | 1999-10-20 | 2001-04-27 | Fujitsu Ltd | リフレッシュを自動で行うダイナミックメモリ回路 |
| KR100390906B1 (ko) * | 2001-05-25 | 2003-07-12 | 주식회사 하이닉스반도체 | 가상형 스태틱 랜덤 억세스 메모리장치 및 그의 구동방법 |
| JP4743999B2 (ja) * | 2001-05-28 | 2011-08-10 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| US6625077B2 (en) * | 2001-10-11 | 2003-09-23 | Cascade Semiconductor Corporation | Asynchronous hidden refresh of semiconductor memory |
| US6735139B2 (en) * | 2001-12-14 | 2004-05-11 | Silicon Storage Technology, Inc. | System and method for providing asynchronous SRAM functionality with a DRAM array |
-
2002
- 2002-04-16 JP JP2002113788A patent/JP2003317471A/ja active Pending
- 2002-10-15 US US10/270,137 patent/US7111112B2/en not_active Expired - Fee Related
- 2002-12-16 KR KR10-2002-0080183A patent/KR100512546B1/ko not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006216099A (ja) * | 2005-02-01 | 2006-08-17 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US20030196057A1 (en) | 2003-10-16 |
| KR20030082887A (ko) | 2003-10-23 |
| KR100512546B1 (ko) | 2005-09-07 |
| US7111112B2 (en) | 2006-09-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6847570B2 (en) | Semiconductor memory having burst transfer function and internal refresh function | |
| US7320049B2 (en) | Detection circuit for mixed asynchronous and synchronous memory operation | |
| JP4743999B2 (ja) | 半導体記憶装置 | |
| US7466623B2 (en) | Pseudo SRAM capable of operating in continuous burst mode and method of controlling burst mode operation thereof | |
| JP4289825B2 (ja) | 半導体記憶装置 | |
| JP4516483B2 (ja) | 半導体記憶装置及び情報処理システム | |
| US6801468B1 (en) | Pseudo static RAM capable of performing page write mode | |
| US20080031067A1 (en) | Block erase for volatile memory | |
| KR100429348B1 (ko) | 용이하게 특성을 평가할 수 있는 반도체 기억 장치 | |
| KR20040101329A (ko) | 의사-정적 메모리 장치를 위한 비동기 인터페이스 회로와방법 | |
| JP3123473B2 (ja) | 半導体記憶装置 | |
| JP2003317471A (ja) | 半導体記憶装置 | |
| US20210065785A1 (en) | Read and Write Techniques | |
| KR100472251B1 (ko) | 리프레쉬 회로를 갖는 반도체 기억 장치 | |
| JP2001243764A (ja) | 半導体記憶装置 | |
| US6721224B2 (en) | Memory refresh methods and circuits | |
| JP2009193648A (ja) | 同期型不揮発性メモリおよびメモリシステム | |
| JP4143515B2 (ja) | 半導体記憶装置 | |
| JP2003272385A (ja) | 半導体集積回路 | |
| JP2006079780A (ja) | 半導体記憶装置 | |
| JP2011044211A (ja) | 半導体メモリおよび半導体メモリの動作方法 | |
| JP2006338813A (ja) | 半導体記憶装置 | |
| JP2002197895A (ja) | 半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050408 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050408 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080204 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080212 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080328 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080805 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20081202 |