JP2003229000A5 - - Google Patents

Download PDF

Info

Publication number
JP2003229000A5
JP2003229000A5 JP2002288612A JP2002288612A JP2003229000A5 JP 2003229000 A5 JP2003229000 A5 JP 2003229000A5 JP 2002288612 A JP2002288612 A JP 2002288612A JP 2002288612 A JP2002288612 A JP 2002288612A JP 2003229000 A5 JP2003229000 A5 JP 2003229000A5
Authority
JP
Japan
Prior art keywords
memory
test
self
data
locations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002288612A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003229000A (ja
JP4809568B2 (ja
Filing date
Publication date
Priority claimed from US10/025,816 external-priority patent/US7269766B2/en
Application filed filed Critical
Publication of JP2003229000A publication Critical patent/JP2003229000A/ja
Publication of JP2003229000A5 publication Critical patent/JP2003229000A5/ja
Application granted granted Critical
Publication of JP4809568B2 publication Critical patent/JP4809568B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2002288612A 2001-12-26 2002-10-01 メモリ自己テストの方法と装置 Expired - Lifetime JP4809568B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US025816 2001-12-26
US10/025,816 US7269766B2 (en) 2001-12-26 2001-12-26 Method and apparatus for memory self testing

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2009243543A Division JP2010015689A (ja) 2001-12-26 2009-10-22 メモリ自己テストの方法と装置

Publications (3)

Publication Number Publication Date
JP2003229000A JP2003229000A (ja) 2003-08-15
JP2003229000A5 true JP2003229000A5 (enExample) 2005-07-14
JP4809568B2 JP4809568B2 (ja) 2011-11-09

Family

ID=21828202

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2002288612A Expired - Lifetime JP4809568B2 (ja) 2001-12-26 2002-10-01 メモリ自己テストの方法と装置
JP2009243543A Abandoned JP2010015689A (ja) 2001-12-26 2009-10-22 メモリ自己テストの方法と装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2009243543A Abandoned JP2010015689A (ja) 2001-12-26 2009-10-22 メモリ自己テストの方法と装置

Country Status (3)

Country Link
US (1) US7269766B2 (enExample)
JP (2) JP4809568B2 (enExample)
GB (1) GB2383640B (enExample)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6968479B2 (en) * 2002-03-06 2005-11-22 Hewlett-Packard Development Company, L.P. Verifying data in a data storage device
US7673193B1 (en) * 2005-08-18 2010-03-02 Rambus Inc. Processor-memory unit for use in system-in-package and system-in-module devices
US7194670B2 (en) 2004-02-13 2007-03-20 International Business Machines Corp. Command multiplier for built-in-self-test
JP4601305B2 (ja) * 2004-02-27 2010-12-22 富士通セミコンダクター株式会社 半導体装置
JP2005309787A (ja) * 2004-04-21 2005-11-04 Nec Electronics Corp 中央演算処理装置及びマイクロコンピュータ
KR100735575B1 (ko) * 2004-06-11 2007-07-04 삼성전자주식회사 메모리의 테스트 모드 인터페이스 방법 및 장치
KR101014413B1 (ko) * 2004-06-14 2011-02-15 삼성전자주식회사 데이터 캐쉬가 내장된 반도체 집적회로 및 그것의앳-스피드-테스트 방법
US7254793B2 (en) * 2005-02-04 2007-08-07 Synopsys, Inc. Latch modeling technique for formal verification
US7434119B2 (en) * 2005-03-07 2008-10-07 Arm Limited Method and apparatus for memory self testing
JP2006268919A (ja) * 2005-03-22 2006-10-05 Matsushita Electric Ind Co Ltd メモリの組み込み自己テスト回路および自己テスト方法
US7490280B2 (en) 2006-02-28 2009-02-10 International Business Machines Corporation Microcontroller for logic built-in self test (LBIST)
US7870454B2 (en) * 2006-09-12 2011-01-11 International Business Machines Corporation Structure for system for and method of performing high speed memory diagnostics via built-in-self-test
US7805644B2 (en) * 2007-12-29 2010-09-28 Texas Instruments Incorporated Multiple pBIST controllers
KR20120069404A (ko) 2010-12-20 2012-06-28 삼성전자주식회사 테스터 및 이를 포함하는 테스트 시스템
US9298573B2 (en) * 2012-03-30 2016-03-29 Intel Corporation Built-in self-test for stacked memory architecture
US8935586B2 (en) * 2012-11-08 2015-01-13 International Business Machines Corporation Staggered start of BIST controllers and BIST engines
US8996942B2 (en) * 2012-12-20 2015-03-31 Avago Technologies General Ip (Singapore) Pte. Ltd. Suspend SDRAM refresh cycles during normal DDR operation
US8904250B2 (en) 2013-02-14 2014-12-02 Micron Technology, Inc. Autorecovery after manufacturing/system integration
US8943458B1 (en) * 2013-09-16 2015-01-27 International Business Machines Corporation Determining chip burn-in workload using emulated application condition
JP6570608B2 (ja) * 2017-12-21 2019-09-04 キヤノン株式会社 検査装置、撮像装置、電子機器および輸送装置
JP7031392B2 (ja) * 2018-03-15 2022-03-08 富士通株式会社 エミュレーション装置，エミュレーション方法及びエミュレーションプログラム
US10748635B2 (en) * 2018-03-22 2020-08-18 Marvell Asia Pte, Ltd. Dynamic power analysis with per-memory instance activity customization
CN109710473A (zh) * 2018-12-19 2019-05-03 四川虹美智能科技有限公司 一种soc板测试方法、装置及系统
US10998075B2 (en) 2019-09-11 2021-05-04 International Business Machines Corporation Built-in self-test for bit-write enabled memory arrays
US10971242B2 (en) 2019-09-11 2021-04-06 International Business Machines Corporation Sequential error capture during memory test
US11069422B1 (en) 2020-07-07 2021-07-20 International Business Machines Corporation Testing multi-port array in integrated circuits
JP7220317B1 (ja) 2022-02-08 2023-02-09 ウィンボンド エレクトロニクス コーポレーション 半導体装置およびプログラム方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5173906A (en) 1990-08-31 1992-12-22 Dreibelbis Jeffrey H Built-in self test for integrated circuits
US5535164A (en) * 1995-03-03 1996-07-09 International Business Machines Corporation BIST tester for multiple memories
US5661732A (en) * 1995-05-31 1997-08-26 International Business Machines Corporation Programmable ABIST microprocessor for testing arrays with two logical views
US5633877A (en) * 1995-05-31 1997-05-27 International Business Machines Corporation Programmable built-in self test method and controller for arrays
JP3274332B2 (ja) * 1995-11-29 2002-04-15 株式会社東芝 コントローラ・大容量メモリ混載型半導体集積回路装置およびそのテスト方法およびその使用方法、並びに半導体集積回路装置およびそのテスト方法
US6001662A (en) * 1997-12-02 1999-12-14 International Business Machines Corporation Method and system for providing a reusable configurable self-test controller for manufactured integrated circuits
DE19833208C1 (de) * 1998-07-23 1999-10-28 Siemens Ag Integrierte Schaltung mit einer Selbsttesteinrichtung zur Durchführung eines Selbsttests der integrierten Schaltung
JP2001148199A (ja) * 1999-11-19 2001-05-29 Mitsubishi Electric Corp 自己テスト回路内蔵半導体記憶装置
JP2001236797A (ja) * 1999-12-17 2001-08-31 Fujitsu Ltd 自己試験回路及びそれを内蔵するメモリデバイス
JP2001297598A (ja) * 2000-04-11 2001-10-26 Toshiba Corp 半導体集積回路装置、及び半導体集積回路装置の自己テスト方法
US20030167428A1 (en) * 2001-04-13 2003-09-04 Sun Microsystems, Inc ROM based BIST memory address translation

Similar Documents

Publication Publication Date Title
JP2003229000A5 (enExample)
US5925142A (en) Self-test RAM using external synchronous clock
US5875195A (en) Method and apparatus for error injection techniques
US7506226B2 (en) System and method for more efficiently using error correction codes to facilitate memory device testing
US20030120985A1 (en) Method and apparatus for memory self testing
US7729185B2 (en) Apparatus and method for detection of address decoder open faults
KR930004859A (ko) 에러 조정 및 테스트 기능을 가진 프로그램 가능 메모리 제어 방법 및 장치
JP2001273799A5 (enExample)
WO1998011555A1 (en) Technique for incorporating a built-in self-test (bist) of a dram block with existing functional test vectors for a microprocessor
JPH06295599A (ja) 半導体記憶装置
CN113035259A (zh) Dram测试方法、装置、可读存储介质及电子设备
JP3569232B2 (ja) シリアルアクセス機能付きアドレスマルチプレクサメモリのテスト方式
EP1129454B1 (en) Method of testing a memory
US6003149A (en) Test method and apparatus for writing a memory array with a reduced number of cycles
KR100336951B1 (ko) 병렬블럭기입동작을사용하여메모리회로를테스팅하기위한방법및장치
US6721911B1 (en) Method and apparatus for testing a memory array using compressed responses
US9761329B2 (en) Built-in self-test (BIST) circuit and associated BIST method for embedded memories
US20060156090A1 (en) Memory array manufacturing defect detection system and method
JP3348632B2 (ja) 高速試験機能つきメモリ
JPH05342113A (ja) 組み込み型システムのｒａｍの故障検出方法
KR100359848B1 (ko) 다중포트 램에서의 내장형 자기진단 방법
KR20080006711A (ko) 내장형 자체 테스트 회로를 구비한 반도체 메모리 장치
CN117766007A (zh) 内建自测试方法和设备
JP2711536B2 (ja) 多重ポートｒａｍの試験方法
JPH04134700A (ja) ダイナミック型半導体記憶装置