JP2003228989A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003228989A5 JP2003228989A5 JP2003009048A JP2003009048A JP2003228989A5 JP 2003228989 A5 JP2003228989 A5 JP 2003228989A5 JP 2003009048 A JP2003009048 A JP 2003009048A JP 2003009048 A JP2003009048 A JP 2003009048A JP 2003228989 A5 JP2003228989 A5 JP 2003228989A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- transistor
- lead
- sense
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000295 complement effect Effects 0.000 claims 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/053995 | 2002-01-18 | ||
| US10/053,995 US6687168B2 (en) | 2002-01-18 | 2002-01-18 | Method for writing data bits to a memory array |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2003228989A JP2003228989A (ja) | 2003-08-15 |
| JP2003228989A5 true JP2003228989A5 (enExample) | 2005-05-12 |
Family
ID=21987996
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003009048A Pending JP2003228989A (ja) | 2002-01-18 | 2003-01-17 | メモリアレイにデータビットを書き込むための方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US6687168B2 (enExample) |
| EP (1) | EP1329902A1 (enExample) |
| JP (1) | JP2003228989A (enExample) |
| KR (1) | KR20030063186A (enExample) |
| CN (1) | CN1433019A (enExample) |
| TW (1) | TWI266333B (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6856627B2 (en) * | 1999-01-15 | 2005-02-15 | Cisco Technology, Inc. | Method for routing information over a network |
| US6687168B2 (en) * | 2002-01-18 | 2004-02-03 | Hewlett-Packard Development Company, L.P. | Method for writing data bits to a memory array |
| US7800932B2 (en) * | 2005-09-28 | 2010-09-21 | Sandisk 3D Llc | Memory cell comprising switchable semiconductor memory element with trimmable resistance |
| US7106639B2 (en) * | 2004-09-01 | 2006-09-12 | Hewlett-Packard Development Company, L.P. | Defect management enabled PIRM and method |
| US7450414B2 (en) * | 2006-07-31 | 2008-11-11 | Sandisk 3D Llc | Method for using a mixed-use memory array |
| US20080025069A1 (en) * | 2006-07-31 | 2008-01-31 | Scheuerlein Roy E | Mixed-use memory array with different data states |
| US7486537B2 (en) * | 2006-07-31 | 2009-02-03 | Sandisk 3D Llc | Method for using a mixed-use memory array with different data states |
| TWI426384B (zh) * | 2009-09-10 | 2014-02-11 | Robustflash Technologies Ltd | 資料寫入方法與系統 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5173873A (en) | 1990-06-28 | 1992-12-22 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | High speed magneto-resistive random access memory |
| FR2713398B1 (fr) | 1993-11-30 | 1996-01-19 | Sgs Thomson Microelectronics | Fusible pour circuit intégré. |
| JP3560266B2 (ja) * | 1995-08-31 | 2004-09-02 | 株式会社ルネサステクノロジ | 半導体装置及び半導体データ装置 |
| US5748519A (en) | 1996-12-13 | 1998-05-05 | Motorola, Inc. | Method of selecting a memory cell in a magnetic random access memory device |
| WO2000026920A1 (fr) * | 1998-10-29 | 2000-05-11 | Hitachi, Ltd. | Dispositif de circuit integre semi-conducteur |
| JP3800925B2 (ja) | 2000-05-15 | 2006-07-26 | 日本電気株式会社 | 磁気ランダムアクセスメモリ回路 |
| DE60111953T2 (de) * | 2000-10-30 | 2006-04-20 | Whiteley, Bruce Alan | Fluidmischer mit drehbarem auslassrohr und dosieröffnungen |
| US6687168B2 (en) * | 2002-01-18 | 2004-02-03 | Hewlett-Packard Development Company, L.P. | Method for writing data bits to a memory array |
| JP3808802B2 (ja) * | 2002-06-20 | 2006-08-16 | 株式会社東芝 | 磁気ランダムアクセスメモリ |
-
2002
- 2002-01-18 US US10/053,995 patent/US6687168B2/en not_active Expired - Lifetime
- 2002-11-26 TW TW091134353A patent/TWI266333B/zh not_active IP Right Cessation
-
2003
- 2003-01-17 KR KR10-2003-0003298A patent/KR20030063186A/ko not_active Withdrawn
- 2003-01-17 JP JP2003009048A patent/JP2003228989A/ja active Pending
- 2003-01-17 EP EP03250298A patent/EP1329902A1/en not_active Withdrawn
- 2003-01-17 CN CN03102748A patent/CN1433019A/zh active Pending
- 2003-10-30 US US10/697,677 patent/US6856570B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI321796B (en) | Word-line driver | |
| CN102687203B (zh) | 跟踪位单元特性的sram延迟电路 | |
| JP5362575B2 (ja) | メモリアレイの動的ワードラインドライバ及びデコーダ | |
| TW201610997A (zh) | 半導體記憶裝置 | |
| JPWO2014020724A1 (ja) | レベルシフト回路 | |
| JP2011123970A (ja) | 半導体記憶装置 | |
| US4614881A (en) | Integrated semiconductor circuit device for generating a switching control signal using a flip-flop circuit including CMOS FET's and flip-flop setting means | |
| KR20090121295A (ko) | 집적 회로 퓨즈 어레이 | |
| US20040013024A1 (en) | Circuits for controlling internal power supply voltages provided to memory arrays based on requested operations and methods of operating | |
| CN105097012B (zh) | 存储器结构 | |
| TWI509618B (zh) | 封裝的串列週邊介面反及閘快閃記憶體裝置及快閃記憶體裝置與其配置方法 | |
| JP2010182365A (ja) | アンチヒューズ回路及び半導体記憶装置 | |
| TWI862573B (zh) | 電壓位準偏移設備及其操作方法 | |
| JP5150932B2 (ja) | 半導体記憶装置 | |
| US7800936B2 (en) | Latch-based random access memory | |
| JP2014187162A (ja) | 半導体装置とそのトリミング方法 | |
| KR20000071339A (ko) | 반도체 기억 장치 | |
| JP2009545835A5 (enExample) | ||
| TW202213337A (zh) | 升壓電路 | |
| US6421297B1 (en) | Data-pattern-dependent compensation technique to maintain drive strength of an output driver | |
| CN119311634A (zh) | 一种逻辑查找表电路 | |
| TW201727640A (zh) | 工作於多重低電壓且不降低效能的靜態隨機存取記憶體 | |
| US11811404B2 (en) | Latch circuit, memory device and method | |
| JP2016029863A (ja) | レベルシフト回路 | |
| KR20030063186A (ko) | 데이터 비트 기록 방법 및 회로 |