JP2003186823A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003186823A5 JP2003186823A5 JP2001384467A JP2001384467A JP2003186823A5 JP 2003186823 A5 JP2003186823 A5 JP 2003186823A5 JP 2001384467 A JP2001384467 A JP 2001384467A JP 2001384467 A JP2001384467 A JP 2001384467A JP 2003186823 A5 JP2003186823 A5 JP 2003186823A5
- Authority
- JP
- Japan
- Prior art keywords
- priority
- control means
- priority control
- access request
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001384467A JP4022719B2 (ja) | 2001-12-18 | 2001-12-18 | 優先順位制御システム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001384467A JP4022719B2 (ja) | 2001-12-18 | 2001-12-18 | 優先順位制御システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003186823A JP2003186823A (ja) | 2003-07-04 |
| JP2003186823A5 true JP2003186823A5 (enExample) | 2005-05-19 |
| JP4022719B2 JP4022719B2 (ja) | 2007-12-19 |
Family
ID=27594194
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001384467A Expired - Lifetime JP4022719B2 (ja) | 2001-12-18 | 2001-12-18 | 優先順位制御システム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4022719B2 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006189919A (ja) * | 2004-12-28 | 2006-07-20 | Canon Inc | 電子機器、制御方法及びコンピュータプログラム |
| US7263566B2 (en) * | 2004-12-30 | 2007-08-28 | Qualcomm Incorporated | Method and apparatus of reducing transfer latency in an SOC interconnect |
| JP2006252341A (ja) * | 2005-03-11 | 2006-09-21 | Canon Inc | 電子機器、制御方法、及びコンピュータプログラム |
| JP2011150397A (ja) * | 2010-01-19 | 2011-08-04 | Panasonic Corp | バス調停装置 |
| KR20220135048A (ko) | 2021-03-29 | 2022-10-06 | 삼성전자주식회사 | 버스를 통해 자원을 공유하기 위한 장치 및 방법 |
-
2001
- 2001-12-18 JP JP2001384467A patent/JP4022719B2/ja not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002123483A5 (enExample) | ||
| JPH11149437A5 (enExample) | ||
| JP2000215149A5 (enExample) | ||
| TW200604828A (en) | Direct memory access (DMA) controller and bus structure in a master/slave system | |
| CA2064162A1 (en) | Personal computer with local bus arbitration | |
| JP4022719B2 (ja) | 優先順位制御システム | |
| JPS5864528A (ja) | 複数マイクロプロセツサのデ−タ転送方式 | |
| JP2002055941A (ja) | データ処理装置 | |
| GB0700149D0 (en) | Device independent data streaming | |
| KR100307620B1 (ko) | 백플레인버스를시분할방식으로사용하기위한버스용모듈 | |
| KR940000976A (ko) | 다중 프로세서 시스템의 부팅방법 및 장치 | |
| JP4887044B2 (ja) | 半導体集積回路装置 | |
| JPS6160162A (ja) | バス調停方式 | |
| JPH03160546A (ja) | バスコンバート方式のコンピュータシステム | |
| JPS63280363A (ja) | 処理速度設定方式 | |
| JPS62225133A (ja) | 制御装置の電源供給方式 | |
| JPH0271353A (ja) | ダイレクトメモリアクセス転送方法 | |
| JPH04137161A (ja) | バス調停方式 | |
| JPH033054U (enExample) | ||
| JPH03202945A (ja) | メモリアクセス装置 | |
| JPS54133847A (en) | Control system of memory unit | |
| JPH01178646U (enExample) | ||
| KR950029957A (ko) | 시스템 제어기 모듈에서의 dma 제어기 및 dmac 동작방법 | |
| JPH04324561A (ja) | Dma情報のポーリング制御装置 | |
| JPH0341544A (ja) | マルチバスデータ転送制御方式のデータ処理装置 |