JPH11149437A5 - - Google Patents

Info

Publication number
JPH11149437A5
JPH11149437A5 JP1997313927A JP31392797A JPH11149437A5 JP H11149437 A5 JPH11149437 A5 JP H11149437A5 JP 1997313927 A JP1997313927 A JP 1997313927A JP 31392797 A JP31392797 A JP 31392797A JP H11149437 A5 JPH11149437 A5 JP H11149437A5
Authority
JP
Japan
Prior art keywords
data
output
memory module
memory device
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1997313927A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11149437A (ja
JP3832947B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP31392797A priority Critical patent/JP3832947B2/ja
Priority claimed from JP31392797A external-priority patent/JP3832947B2/ja
Priority to US09/129,424 priority patent/US6393541B1/en
Priority to KR1019980035092A priority patent/KR100281952B1/ko
Publication of JPH11149437A publication Critical patent/JPH11149437A/ja
Priority to US10/122,179 priority patent/US6708263B2/en
Publication of JPH11149437A5 publication Critical patent/JPH11149437A5/ja
Application granted granted Critical
Publication of JP3832947B2 publication Critical patent/JP3832947B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP31392797A 1997-11-14 1997-11-14 データ転送メモリ装置 Expired - Fee Related JP3832947B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP31392797A JP3832947B2 (ja) 1997-11-14 1997-11-14 データ転送メモリ装置
US09/129,424 US6393541B1 (en) 1997-11-14 1998-08-05 Data transfer memory having the function of transferring data on a system bus
KR1019980035092A KR100281952B1 (ko) 1997-11-14 1998-08-28 데이터 전송 메모리 장치
US10/122,179 US6708263B2 (en) 1997-11-14 2002-04-16 Data transfer memory having the function of transferring data on a system bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31392797A JP3832947B2 (ja) 1997-11-14 1997-11-14 データ転送メモリ装置

Publications (3)

Publication Number Publication Date
JPH11149437A JPH11149437A (ja) 1999-06-02
JPH11149437A5 true JPH11149437A5 (enExample) 2004-12-09
JP3832947B2 JP3832947B2 (ja) 2006-10-11

Family

ID=18047200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31392797A Expired - Fee Related JP3832947B2 (ja) 1997-11-14 1997-11-14 データ転送メモリ装置

Country Status (3)

Country Link
US (2) US6393541B1 (enExample)
JP (1) JP3832947B2 (enExample)
KR (1) KR100281952B1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3832947B2 (ja) * 1997-11-14 2006-10-11 富士通株式会社 データ転送メモリ装置
JP2001035188A (ja) * 1999-07-26 2001-02-09 Fujitsu Ltd 半導体装置の試験方法及び半導体装置
TW482954B (en) * 2000-11-10 2002-04-11 Via Tech Inc Internal operation method of chip set to reduce the power consumption
US7313715B2 (en) 2001-02-09 2007-12-25 Samsung Electronics Co., Ltd. Memory system having stub bus configuration
US6445624B1 (en) * 2001-02-23 2002-09-03 Micron Technology, Inc. Method of synchronizing read timing in a high speed memory system
KR100391990B1 (ko) * 2001-06-14 2003-07-22 삼성전자주식회사 직렬 버스 구조의 메모리 모듈들을 구비한 정보 처리 시스템
JP4308461B2 (ja) * 2001-10-05 2009-08-05 ラムバス・インコーポレーテッド 半導体記憶装置
US6963991B2 (en) * 2002-05-31 2005-11-08 Intel Corporation Synchronizing and aligning differing clock domains
DE60210170T2 (de) * 2002-07-15 2006-11-02 Infineon Technologies Ag Speichersystem
KR100520219B1 (ko) * 2003-01-03 2005-10-11 삼성전자주식회사 고주파수 동작에 적합한 메모리 모듈장치
CN100362854C (zh) * 2003-02-13 2008-01-16 松下电器产业株式会社 固体摄像装置、其驱动方法及使用它的照相机
US7234099B2 (en) * 2003-04-14 2007-06-19 International Business Machines Corporation High reliability memory module with a fault tolerant address and command bus
US8214541B2 (en) * 2006-06-07 2012-07-03 Dell Products L.P. Method and system for uniquely identifying peripheral component devices
KR20090074751A (ko) * 2006-10-04 2009-07-07 마벨 테크날러지 재팬 와이.케이. 플래시 메모리 제어 인터페이스
US8364881B2 (en) * 2006-10-04 2013-01-29 Marvell World Trade Ltd. Flash memory controller and methods of programming and reading flash memory devices using the controller
US20090091963A1 (en) * 2007-10-04 2009-04-09 Advanced Micro Devices, Inc. Memory device
JP5025785B2 (ja) * 2010-12-17 2012-09-12 株式会社東芝 半導体記憶装置
KR101977664B1 (ko) 2012-09-14 2019-05-13 삼성전자주식회사 임베디드 멀티미디어 카드와 이를 제어하는 호스트
US10803000B2 (en) * 2017-12-04 2020-10-13 Synopsys, Inc. Phase-aware control and scheduling

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980850A (en) * 1987-05-14 1990-12-25 Digital Equipment Corporation Automatic sizing memory system with multiplexed configuration signals at memory modules
US5243703A (en) 1990-04-18 1993-09-07 Rambus, Inc. Apparatus for synchronously generating clock signals in a data processing system
JP3832947B2 (ja) * 1997-11-14 2006-10-11 富士通株式会社 データ転送メモリ装置

Similar Documents

Publication Publication Date Title
JPH11149437A5 (enExample)
US5625780A (en) Programmable backplane for buffering and routing bi-directional signals between terminals of printed circuit boards
CA2050129A1 (en) Dynamic bus arbitration with grant sharing each cycle
JPH1125029A5 (enExample)
FR2792105B1 (fr) Systeme de modules de memoire pour commander l'entree et la sortie de donnees en connectant des modules de memoire selectionnes a une ligne de donnees
JP2004511026A5 (enExample)
TW429347B (en) High-speed data transfer system including plurality of memory module and controller
CA2385079A1 (en) Parallel computer architecture, and information processing unit using the architecture
KR930002962A (ko) 프로그램 가능한 제어기
KR100225717B1 (ko) 시리얼 데이터 전송 장치
JP6395647B2 (ja) 半導体装置
KR970705084A (ko) 감소된 핀 계수를 가진 집적된 제 1 버스 및 제 2 버스 콘트롤러(Integrated primary Bus and Secondary Bus Controller with Reduced Pin Count)
KR970028966A (ko) 향상된 타이머 성능을 가진 집적 회로 입력/출력 프로세서
TW200604802A (en) Associative memory support for data processing cross reference to related applications
EP1489521B1 (en) Access of two synchronous busses with asynchronous clocks to a synchronous single port ram
KR950008393B1 (ko) 멀티프로세스 시스템 아비터지연회로
JPH0399354A (ja) バス・コントローラ
JP3708902B2 (ja) 半導体装置
KR20000033265A (ko) 칩 내장형 버스를 인터페이스하기 위한 장치 및 방법
KR19990058834A (ko) 공통 마이크로 프로세서 버스의 중재 장치
JP2000298638A5 (enExample)
KR970056797A (ko) 디지탈 시스템 버스의 제어 장치 및 방법
US6901472B2 (en) Data-processing unit with a circuit arrangement for connecting a first communications bus with a second communications bus
SU1594552A1 (ru) Устройство дл управлени обменом информацией между управл ющим процессором и внешним устройством
JP3079775B2 (ja) 通信装置