JP3832947B2 - データ転送メモリ装置 - Google Patents

データ転送メモリ装置 Download PDF

Info

Publication number
JP3832947B2
JP3832947B2 JP31392797A JP31392797A JP3832947B2 JP 3832947 B2 JP3832947 B2 JP 3832947B2 JP 31392797 A JP31392797 A JP 31392797A JP 31392797 A JP31392797 A JP 31392797A JP 3832947 B2 JP3832947 B2 JP 3832947B2
Authority
JP
Japan
Prior art keywords
data
memory
output
memory device
memory module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP31392797A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11149437A (ja
JPH11149437A5 (enExample
Inventor
康宏 藤井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP31392797A priority Critical patent/JP3832947B2/ja
Priority to US09/129,424 priority patent/US6393541B1/en
Priority to KR1019980035092A priority patent/KR100281952B1/ko
Publication of JPH11149437A publication Critical patent/JPH11149437A/ja
Priority to US10/122,179 priority patent/US6708263B2/en
Publication of JPH11149437A5 publication Critical patent/JPH11149437A5/ja
Application granted granted Critical
Publication of JP3832947B2 publication Critical patent/JP3832947B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
JP31392797A 1997-11-14 1997-11-14 データ転送メモリ装置 Expired - Fee Related JP3832947B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP31392797A JP3832947B2 (ja) 1997-11-14 1997-11-14 データ転送メモリ装置
US09/129,424 US6393541B1 (en) 1997-11-14 1998-08-05 Data transfer memory having the function of transferring data on a system bus
KR1019980035092A KR100281952B1 (ko) 1997-11-14 1998-08-28 데이터 전송 메모리 장치
US10/122,179 US6708263B2 (en) 1997-11-14 2002-04-16 Data transfer memory having the function of transferring data on a system bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP31392797A JP3832947B2 (ja) 1997-11-14 1997-11-14 データ転送メモリ装置

Publications (3)

Publication Number Publication Date
JPH11149437A JPH11149437A (ja) 1999-06-02
JPH11149437A5 JPH11149437A5 (enExample) 2004-12-09
JP3832947B2 true JP3832947B2 (ja) 2006-10-11

Family

ID=18047200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP31392797A Expired - Fee Related JP3832947B2 (ja) 1997-11-14 1997-11-14 データ転送メモリ装置

Country Status (3)

Country Link
US (2) US6393541B1 (enExample)
JP (1) JP3832947B2 (enExample)
KR (1) KR100281952B1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3832947B2 (ja) * 1997-11-14 2006-10-11 富士通株式会社 データ転送メモリ装置
JP2001035188A (ja) * 1999-07-26 2001-02-09 Fujitsu Ltd 半導体装置の試験方法及び半導体装置
TW482954B (en) * 2000-11-10 2002-04-11 Via Tech Inc Internal operation method of chip set to reduce the power consumption
US7313715B2 (en) 2001-02-09 2007-12-25 Samsung Electronics Co., Ltd. Memory system having stub bus configuration
US6445624B1 (en) * 2001-02-23 2002-09-03 Micron Technology, Inc. Method of synchronizing read timing in a high speed memory system
KR100391990B1 (ko) * 2001-06-14 2003-07-22 삼성전자주식회사 직렬 버스 구조의 메모리 모듈들을 구비한 정보 처리 시스템
JP4308461B2 (ja) * 2001-10-05 2009-08-05 ラムバス・インコーポレーテッド 半導体記憶装置
US6963991B2 (en) * 2002-05-31 2005-11-08 Intel Corporation Synchronizing and aligning differing clock domains
DE60210170T2 (de) * 2002-07-15 2006-11-02 Infineon Technologies Ag Speichersystem
KR100520219B1 (ko) * 2003-01-03 2005-10-11 삼성전자주식회사 고주파수 동작에 적합한 메모리 모듈장치
CN100362854C (zh) * 2003-02-13 2008-01-16 松下电器产业株式会社 固体摄像装置、其驱动方法及使用它的照相机
US7234099B2 (en) * 2003-04-14 2007-06-19 International Business Machines Corporation High reliability memory module with a fault tolerant address and command bus
US8214541B2 (en) * 2006-06-07 2012-07-03 Dell Products L.P. Method and system for uniquely identifying peripheral component devices
KR20090074751A (ko) * 2006-10-04 2009-07-07 마벨 테크날러지 재팬 와이.케이. 플래시 메모리 제어 인터페이스
US8364881B2 (en) * 2006-10-04 2013-01-29 Marvell World Trade Ltd. Flash memory controller and methods of programming and reading flash memory devices using the controller
US20090091963A1 (en) * 2007-10-04 2009-04-09 Advanced Micro Devices, Inc. Memory device
JP5025785B2 (ja) * 2010-12-17 2012-09-12 株式会社東芝 半導体記憶装置
KR101977664B1 (ko) 2012-09-14 2019-05-13 삼성전자주식회사 임베디드 멀티미디어 카드와 이를 제어하는 호스트
US10803000B2 (en) * 2017-12-04 2020-10-13 Synopsys, Inc. Phase-aware control and scheduling

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980850A (en) * 1987-05-14 1990-12-25 Digital Equipment Corporation Automatic sizing memory system with multiplexed configuration signals at memory modules
US5243703A (en) 1990-04-18 1993-09-07 Rambus, Inc. Apparatus for synchronously generating clock signals in a data processing system
JP3832947B2 (ja) * 1997-11-14 2006-10-11 富士通株式会社 データ転送メモリ装置

Also Published As

Publication number Publication date
US6393541B1 (en) 2002-05-21
JPH11149437A (ja) 1999-06-02
KR19990044805A (ko) 1999-06-25
KR100281952B1 (ko) 2001-03-02
US6708263B2 (en) 2004-03-16
US20020112136A1 (en) 2002-08-15

Similar Documents

Publication Publication Date Title
JP3832947B2 (ja) データ転送メモリ装置
US6847583B2 (en) Method of synchronizing read timing in a high speed memory system
KR100822001B1 (ko) 반도체기억장치 및 반도체기억회로의 동작방법
US6851016B2 (en) System latency levelization for read data
KR102435438B1 (ko) 반도체 메모리를 위한 메모리 명령을 포함하는 장치 및 방법
JP4070051B2 (ja) 半導体メモリ装置のデータマスキング方法とその回路、及び該回路を有する半導体メモリ装置
US20010054135A1 (en) Memory control technique
JP2817679B2 (ja) 半導体メモリ
US6052329A (en) Output circuit and synchronous semiconductor memory device having a function of preventing output of invalid data
JP4308461B2 (ja) 半導体記憶装置
JP2002132580A (ja) 半導体メモリ装置及びメモリシステム
JPH09204769A (ja) 半導体メモリ装置及びこれを使用したメモリシステム
JP2010192031A (ja) 半導体記憶装置及びこれを備えるメモリモジュール、並びに、データ処理システム
KR102327983B1 (ko) 반도체 메모리를 위한 메모리 명령을 포함하는 장치 및 방법
JP4495381B2 (ja) 半導体メモリデバイス
JP2002324398A (ja) 半導体記憶装置、メモリシステムおよびメモリモジュール
JP2002109882A (ja) 半導体メモリ装置、メモリシステム、及びメモリデータアクセス方法
JP2003283322A (ja) インターフェイス回路および半導体装置
JPH10283779A (ja) 同期型半導体記憶装置
KR20110056124A (ko) 전력 소모를 감소한 메모리 콘트롤러, 메모리 장치 및 메모리 시스템
JP4027709B2 (ja) 半導体メモリ装置の入力回路
JPH1021684A (ja) 同期型半導体記憶装置
US6504767B1 (en) Double data rate memory device having output data path with different number of latches
CN104347107B (zh) 存储器件和包括其的存储系统

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060322

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060328

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060529

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060620

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060718

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090728

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100728

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100728

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110728

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110728

Year of fee payment: 5

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110728

Year of fee payment: 5

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110728

Year of fee payment: 5

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120728

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120728

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130728

Year of fee payment: 7

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees