JP2002538615A - ビットライン・リーク制御を備える二重しきい値電圧ｓｒａｍセル - Google Patents

ビットライン・リーク制御を備える二重しきい値電圧ｓｒａｍセル

Info

Publication number
JP2002538615A
JP2002538615A JP2000603043A JP2000603043A JP2002538615A JP 2002538615 A JP2002538615 A JP 2002538615A JP 2000603043 A JP2000603043 A JP 2000603043A JP 2000603043 A JP2000603043 A JP 2000603043A JP 2002538615 A JP2002538615 A JP 2002538615A
Authority
JP
Japan
Prior art keywords
word line
integrated circuit
signal
millivolts
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000603043A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002538615A5 (https=
Inventor
ケシャヴァルジ，アリ
ツァン，ケヴィン
イェ，イビン
デ，ビヴェック
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JP2002538615A publication Critical patent/JP2002538615A/ja
Publication of JP2002538615A5 publication Critical patent/JP2002538615A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/418—Address circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
JP2000603043A 1999-03-03 2000-02-17 ビットライン・リーク制御を備える二重しきい値電圧ｓｒａｍセル Pending JP2002538615A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/261,915 US6181608B1 (en) 1999-03-03 1999-03-03 Dual Vt SRAM cell with bitline leakage control
US09/261,915 1999-03-03
PCT/US2000/004239 WO2000052702A1 (en) 1999-03-03 2000-02-17 Dual threshold voltage sram cell with bit line leakage control

Publications (2)

Publication Number Publication Date
JP2002538615A true JP2002538615A (ja) 2002-11-12
JP2002538615A5 JP2002538615A5 (https=) 2007-03-29

Family

ID=22995437

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000603043A Pending JP2002538615A (ja) 1999-03-03 2000-02-17 ビットライン・リーク制御を備える二重しきい値電圧ｓｒａｍセル

Country Status (10)

Country Link
US (1) US6181608B1 (https=)
EP (1) EP1155413B1 (https=)
JP (1) JP2002538615A (https=)
KR (1) KR100479670B1 (https=)
CN (1) CN1253897C (https=)
AU (1) AU3001700A (https=)
BR (1) BR0008704A (https=)
DE (1) DE60029757T2 (https=)
TW (1) TW463169B (https=)
WO (1) WO2000052702A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013513902A (ja) * 2009-12-23 2013-04-22 インテル コーポレイション 書込ドライバとしてセンス増幅器を用いることによるメモリアレイ面積の低減
JP2014022032A (ja) * 2012-07-13 2014-02-03 Freescale Semiconductor Inc ビット線プリチャージ電圧が低減されたｓｒａｍビットセル

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002056681A (ja) * 2000-08-09 2002-02-22 Toshiba Corp メモリ装置
US6519176B1 (en) * 2000-09-29 2003-02-11 Intel Corporation Dual threshold SRAM cell for single-ended sensing
TWI242085B (en) * 2001-03-29 2005-10-21 Sanyo Electric Co Display device
US6946901B2 (en) * 2001-05-22 2005-09-20 The Regents Of The University Of California Low-power high-performance integrated circuit and related methods
US6628557B2 (en) 2001-09-28 2003-09-30 Intel Corporation Leakage-tolerant memory arrangements
KR100993517B1 (ko) * 2002-03-27 2010-11-10 더 리전트 오브 더 유니버시티 오브 캘리포니아 집적 회로, 집적 회로 구동 회로, 및 관련방법
US6683804B1 (en) * 2002-07-16 2004-01-27 Analog Devices, Inc. Read/write memory arrays and methods with predetermined and retrievable latent-state patterns
DE10255102B3 (de) * 2002-11-26 2004-04-29 Infineon Technologies Ag SRAM-Speicherzelle mit Mitteln zur Erzielung eines vom Speicherzustand unabhängigen Leckstroms
US6724649B1 (en) * 2002-12-19 2004-04-20 Intel Corporation Memory cell leakage reduction
US7200050B2 (en) * 2003-05-26 2007-04-03 Semiconductor Energy Laboratory Co., Ltd. Memory unit and semiconductor device
CA2529667A1 (en) * 2003-07-01 2005-01-20 Zmos Technology, Inc Sram cell structure and circuits
US6920061B2 (en) * 2003-08-27 2005-07-19 International Business Machines Corporation Loadless NMOS four transistor dynamic dual Vt SRAM cell
JP2005142289A (ja) * 2003-11-05 2005-06-02 Toshiba Corp 半導体記憶装置
US7123500B2 (en) * 2003-12-30 2006-10-17 Intel Corporation 1P1N 2T gain cell
JP4342350B2 (ja) * 2004-03-11 2009-10-14 株式会社東芝 半導体メモリ装置
US7061794B1 (en) * 2004-03-30 2006-06-13 Virage Logic Corp. Wordline-based source-biasing scheme for reducing memory cell leakage
US7469465B2 (en) * 2004-06-30 2008-12-30 Hitachi Global Storage Technologies Netherlands B.V. Method of providing a low-stress sensor configuration for a lithography-defined read sensor
US7079426B2 (en) * 2004-09-27 2006-07-18 Intel Corporation Dynamic multi-Vcc scheme for SRAM cell stability control
US7110278B2 (en) * 2004-09-29 2006-09-19 Intel Corporation Crosspoint memory array utilizing one time programmable antifuse cells
US7321502B2 (en) * 2004-09-30 2008-01-22 Intel Corporation Non volatile data storage through dielectric breakdown
US7321504B2 (en) * 2005-04-21 2008-01-22 Micron Technology, Inc Static random access memory cell
KR100699857B1 (ko) * 2005-07-30 2007-03-27 삼성전자주식회사 무부하 에스램, 그 동작 방법 및 그 제조 방법
US7230842B2 (en) * 2005-09-13 2007-06-12 Intel Corporation Memory cell having p-type pass device
JP2007122814A (ja) * 2005-10-28 2007-05-17 Oki Electric Ind Co Ltd 半導体集積回路及びリーク電流低減方法
US20070153610A1 (en) * 2005-12-29 2007-07-05 Intel Corporation Dynamic body bias with bias boost
US8006164B2 (en) 2006-09-29 2011-08-23 Intel Corporation Memory cell supply voltage control based on error detection
US7558097B2 (en) * 2006-12-28 2009-07-07 Intel Corporation Memory having bit line with resistor(s) between memory cells
US8009461B2 (en) * 2008-01-07 2011-08-30 International Business Machines Corporation SRAM device, and SRAM device design structure, with adaptable access transistors
JP2009295229A (ja) * 2008-06-05 2009-12-17 Toshiba Corp 半導体記憶装置
US9858986B2 (en) * 2010-08-02 2018-01-02 Texas Instruments Incorporated Integrated circuit with low power SRAM
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
WO2015009331A1 (en) * 2013-07-15 2015-01-22 Everspin Technologies, Inc. Memory device with page emulation mode
CN109859791B (zh) * 2019-01-31 2020-08-28 西安微电子技术研究所 一种全隔离结构9管sram存储单元及其读写操作方法
CN110277120B (zh) * 2019-06-27 2021-05-14 电子科技大学 一种在低压下提升读写稳定性的单端8管sram存储单元电路
CN111755048B (zh) * 2020-06-22 2024-11-29 上海华力微电子有限公司 下字线驱动读辅助电路和版图设计
US12580008B2 (en) 2024-02-08 2026-03-17 Arm Limited Power gating circuit with memory precharge support
US12525284B2 (en) 2024-02-08 2026-01-13 Arm Limited Column select topology supporting increased throughput for writes to memory
US20250259671A1 (en) * 2024-02-08 2025-08-14 Arm Limited Increased throughput for reads in static random access memory

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07245349A (ja) * 1994-02-28 1995-09-19 Motorola Inc スタティックランダムアクセスメモリセルおよびその形成プロセス
JPH0951042A (ja) * 1995-06-02 1997-02-18 Hitachi Ltd 半導体装置
JPH09270494A (ja) * 1996-01-31 1997-10-14 Hitachi Ltd 半導体集積回路装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5153852A (en) * 1988-07-01 1992-10-06 Vitesse Semiconductor Corporation Static RAM cell with high speed and improved cell stability
JPH0340294A (ja) 1989-07-05 1991-02-21 Mitsubishi Electric Corp スタティック型半導体記憶装置
JP3076351B2 (ja) * 1990-04-09 2000-08-14 株式会社リコー バッテリバックアップ付半導体記憶装置
US5222039A (en) * 1990-11-28 1993-06-22 Thunderbird Technologies, Inc. Static random access memory (SRAM) including Fermi-threshold field effect transistors
US5732015A (en) * 1991-04-23 1998-03-24 Waferscale Integration, Inc. SRAM with a programmable reference voltage
US5461713A (en) * 1991-05-10 1995-10-24 Sgs-Thomson Microelectronics S.R.L. Current offset sense amplifier of a modulated current or current unbalance type for programmable memories
US5452246A (en) 1993-06-02 1995-09-19 Fujitsu Limited Static semiconductor memory device adapted for stabilization of low-voltage operation and reduction in cell size
US5471421A (en) 1994-12-16 1995-11-28 Sun Microsystems, Inc. Storage cell using low powered/low threshold CMOS pass transistors having reduced charge leakage
DE69615421T2 (de) * 1995-01-12 2002-06-06 Intergraph Corp., Huntsville Registerspeicher mit Umleitungsmöglichkeit
US5703392A (en) * 1995-06-02 1997-12-30 Utron Technology Inc Minimum size integrated circuit static memory cell
KR0182960B1 (ko) * 1995-08-31 1999-04-15 김광호 반도체 메모리의 칩 면적을 줄일수 있는 비트라인 로드회로
US5790452A (en) * 1996-05-02 1998-08-04 Integrated Device Technology, Inc. Memory cell having asymmetrical source/drain pass transistors and method for operating same
US5828597A (en) * 1997-04-02 1998-10-27 Texas Instruments Incorporated Low voltage, low power static random access memory cell
US5939762A (en) 1997-06-26 1999-08-17 Integrated Device Technology, Inc. SRAM cell using thin gate oxide pulldown transistors

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07245349A (ja) * 1994-02-28 1995-09-19 Motorola Inc スタティックランダムアクセスメモリセルおよびその形成プロセス
JPH0951042A (ja) * 1995-06-02 1997-02-18 Hitachi Ltd 半導体装置
JPH09270494A (ja) * 1996-01-31 1997-10-14 Hitachi Ltd 半導体集積回路装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013513902A (ja) * 2009-12-23 2013-04-22 インテル コーポレイション 書込ドライバとしてセンス増幅器を用いることによるメモリアレイ面積の低減
JP2014022032A (ja) * 2012-07-13 2014-02-03 Freescale Semiconductor Inc ビット線プリチャージ電圧が低減されたｓｒａｍビットセル

Also Published As

Publication number Publication date
AU3001700A (en) 2000-09-21
DE60029757D1 (en) 2006-09-14
CN1253897C (zh) 2006-04-26
BR0008704A (pt) 2001-12-26
CN1357145A (zh) 2002-07-03
WO2000052702A1 (en) 2000-09-08
EP1155413B1 (en) 2006-08-02
US6181608B1 (en) 2001-01-30
HK1037778A1 (en) 2002-02-15
TW463169B (en) 2001-11-11
EP1155413A1 (en) 2001-11-21
KR20010102476A (ko) 2001-11-15
DE60029757T2 (de) 2007-10-31
KR100479670B1 (ko) 2005-03-30

Similar Documents

Publication Publication Date Title
JP2002538615A (ja) ビットライン・リーク制御を備える二重しきい値電圧ｓｒａｍセル
KR100380908B1 (ko) Ｓｒａｍ 회로
US5581500A (en) Memory cell with power supply induced reversed-bias pass transistors for reducing off-leakage current
US6826074B2 (en) Semiconductor memory device
US20030012048A1 (en) VDD modulated sram for highly scaled, high performance cache
US8724396B2 (en) Semiconductor memory device
JP4191278B2 (ja) 高速書込みリカバリを備えたメモリ装置および関連する書込みリカバリ方法
JPH0789438B2 (ja) アドレスデコーダ回路
JPH0589667A (ja) 改善されたページ・モード性能を有するダイナミツク・ランダム・アクセス・メモリおよびその方法
JPH11219589A (ja) スタティック型半導体記憶装置
US7259986B2 (en) Circuits and methods for providing low voltage, high performance register files
JP2004186197A (ja) 半導体記憶装置及び半導体集積回路
US20060002177A1 (en) Six-transistor (6T) static random access memory (SRAM) with dynamically variable p-channel metal oxide semiconductor (PMOS) strength
US7663953B2 (en) Method for high speed sensing for extra low voltage DRAM
JP2005085454A (ja) メモリアレイを含む集積回路装置、およびセンスアンプを有するメモリを組込んだ集積回路装置においてパワーゲートするための方法
US5898610A (en) Method and apparatus for bit cell ground choking for improved memory write margin
EP1619690A2 (en) Semiconductor memory device
EP0468660B1 (en) A BICMOS bit line load for a memory with improved reliability
US6137715A (en) Static random access memory with rewriting circuit
US6341095B1 (en) Apparatus for increasing pulldown rate of a bitline in a memory device during a read operation
US6967875B2 (en) Static random access memory system with compensating-circuit for bitline leakage
US6535445B1 (en) Method of controlling a memory cell refresh circuit using charge sharing
US6212116B1 (en) Semiconductor memory device
JPH11260060A (ja) ランダム・アクセス・メモリ
JP7690213B2 (ja) メモリのプリチャージ回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070202

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070202

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070205

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100928

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101228

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110927

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111227

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120110

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120124

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120911