JP2001185999A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001185999A5 JP2001185999A5 JP1999365661A JP36566199A JP2001185999A5 JP 2001185999 A5 JP2001185999 A5 JP 2001185999A5 JP 1999365661 A JP1999365661 A JP 1999365661A JP 36566199 A JP36566199 A JP 36566199A JP 2001185999 A5 JP2001185999 A5 JP 2001185999A5
- Authority
- JP
- Japan
- Prior art keywords
- potential
- logical
- control
- terminal
- switching means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000694 effects Effects 0.000 description 19
- 230000003797 telogen phase Effects 0.000 description 13
- 230000005526 G1 to G0 transition Effects 0.000 description 1
- 230000016507 interphase Effects 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP36566199A JP2001185999A (ja) | 1999-12-22 | 1999-12-22 | 差動型センスアンプ回路およびそれを用いた動的論理回路 |
| TW089103245A TW462054B (en) | 1999-12-22 | 2000-02-24 | Differential sense amplifier circuit and dynamic logic circuit using the same |
| US09/513,475 US6232800B1 (en) | 1999-12-22 | 2000-02-25 | Differential sense amplifier circuit and dynamic logic circuit using the same |
| KR1020000010019A KR100591346B1 (ko) | 1999-12-22 | 2000-02-29 | 차동형 센스 증폭기 회로 및 이를 사용한 동적 논리 회로 |
| EP00400538A EP1111782A2 (en) | 1999-12-22 | 2000-02-29 | Differential sense amplifier circuit and dynamic logic circuit using the same |
| CNB001067486A CN1213434C (zh) | 1999-12-22 | 2000-02-29 | 差动读出放大器电路和使用该电路的动态逻辑电路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP36566199A JP2001185999A (ja) | 1999-12-22 | 1999-12-22 | 差動型センスアンプ回路およびそれを用いた動的論理回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2001185999A JP2001185999A (ja) | 2001-07-06 |
| JP2001185999A5 true JP2001185999A5 (enExample) | 2006-10-19 |
Family
ID=18484815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP36566199A Pending JP2001185999A (ja) | 1999-12-22 | 1999-12-22 | 差動型センスアンプ回路およびそれを用いた動的論理回路 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6232800B1 (enExample) |
| EP (1) | EP1111782A2 (enExample) |
| JP (1) | JP2001185999A (enExample) |
| KR (1) | KR100591346B1 (enExample) |
| CN (1) | CN1213434C (enExample) |
| TW (1) | TW462054B (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004030816A (ja) * | 2002-06-27 | 2004-01-29 | Renesas Technology Corp | 半導体装置 |
| DE10350337A1 (de) * | 2003-10-29 | 2005-06-16 | Infineon Technologies Ag | Booster-Schaltung |
| US7378203B2 (en) * | 2005-03-16 | 2008-05-27 | Samsung Electronics Co., Ltd. | Charge transport materials having at least a metallocene group |
| JP4820586B2 (ja) * | 2005-06-29 | 2011-11-24 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| KR100699862B1 (ko) * | 2005-08-26 | 2007-03-27 | 삼성전자주식회사 | 반도체 장치의 이중 기준 입력 수신기 및 이의 입력 데이터신호 수신방법 |
| JP4600827B2 (ja) | 2005-11-16 | 2010-12-22 | エルピーダメモリ株式会社 | 差動増幅回路 |
| CN102750972A (zh) * | 2012-06-29 | 2012-10-24 | 浪潮(北京)电子信息产业有限公司 | 一种数据存储器及其读取控制方法 |
| CN105300433A (zh) * | 2015-12-08 | 2016-02-03 | 常熟市裕茗企业管理咨询有限公司 | 计量检测仪器 |
| KR102679071B1 (ko) * | 2016-11-24 | 2024-07-01 | 에스케이하이닉스 주식회사 | 버퍼 회로, 이를 이용하는 반도체 장치 및 시스템 |
| US12237009B2 (en) * | 2022-06-22 | 2025-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sense amplifier circuit, memory circuit, and sensing method thereof |
| TW202529536A (zh) * | 2023-12-27 | 2025-07-16 | 日商索尼半導體解決方案公司 | 記憶裝置 |
| TW202533042A (zh) * | 2023-12-27 | 2025-08-16 | 日商索尼半導體解決方案公司 | 具演算功能之記憶裝置及電子機器 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5216295A (en) * | 1991-08-30 | 1993-06-01 | General Instrument Corp. | Current mode logic circuits employing IGFETS |
| US6002270A (en) * | 1995-11-09 | 1999-12-14 | Spaceborne, Inc. | Synchronous differential logic system for hyperfrequency operation |
| US5841298A (en) * | 1996-04-25 | 1998-11-24 | Industrial Technology Research Institute | Locally asynchronous, pipeline-able logic circuits for true-single-phase synchronous logic circuit |
| US5859548A (en) * | 1996-07-24 | 1999-01-12 | Lg Semicon Co., Ltd. | Charge recycling differential logic (CRDL) circuit and devices using the same |
| JP3488612B2 (ja) * | 1997-12-11 | 2004-01-19 | 株式会社東芝 | センス増幅回路 |
| JPH11283377A (ja) * | 1998-03-30 | 1999-10-15 | Nec Corp | センスアンプ回路 |
| US6137319A (en) * | 1999-04-30 | 2000-10-24 | Intel Corporation | Reference-free single ended clocked sense amplifier circuit |
-
1999
- 1999-12-22 JP JP36566199A patent/JP2001185999A/ja active Pending
-
2000
- 2000-02-24 TW TW089103245A patent/TW462054B/zh not_active IP Right Cessation
- 2000-02-25 US US09/513,475 patent/US6232800B1/en not_active Expired - Fee Related
- 2000-02-29 KR KR1020000010019A patent/KR100591346B1/ko not_active Expired - Fee Related
- 2000-02-29 EP EP00400538A patent/EP1111782A2/en not_active Withdrawn
- 2000-02-29 CN CNB001067486A patent/CN1213434C/zh not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2001185999A5 (enExample) | ||
| JP2001186009A5 (enExample) | ||
| JPH0879043A (ja) | セルフ・リセット論理回路 | |
| JPH0142167B2 (enExample) | ||
| US5030859A (en) | Drive device for a CMOS sense amplifier in a dynamic semiconductor memory device | |
| JP3428527B2 (ja) | 波形整形回路 | |
| KR950002233A (ko) | 노이즈를 감소하는 출력단을 구비한 집적회로 | |
| WO2007034384A3 (en) | Single threshold and single conductivity type logic | |
| JP3087839B2 (ja) | 半導体装置、そのテスト方法 | |
| EP0352965A2 (en) | Data transmission system | |
| JPH09160690A (ja) | バスドライバ故障検出方式 | |
| KR102744989B1 (ko) | 저전압 차동 시그널링(lvds)을 위한 드라이버 회로, lvds를 위한 라인 드라이버 장치, 및 lvds 드라이버 회로를 동작시키기 위한 방법 | |
| JP3611045B2 (ja) | 位相整合回路 | |
| CN113328416A (zh) | 全桥过流保护电路及全桥过流保护方法 | |
| JP2541244B2 (ja) | クロック発生回路 | |
| JP2001060975A (ja) | データバス送信機 | |
| JPS61160127A (ja) | ホット電子作用を回避するための不飽和プルアップトランジスタを備えた多相クロックバッファモジュール | |
| JPH0319500A (ja) | 伝送制御装置 | |
| JP2827311B2 (ja) | 入力回路 | |
| JP2864494B2 (ja) | 半導体集積回路 | |
| JPH0224279Y2 (enExample) | ||
| JPH10247847A5 (enExample) | ||
| JPH05101663A (ja) | 半導体メモリ | |
| JPS60213113A (ja) | シユミツト・トリガ回路 | |
| JPS59201524A (ja) | 出力回路 |