JP2001185999A - 差動型センスアンプ回路およびそれを用いた動的論理回路 - Google Patents

差動型センスアンプ回路およびそれを用いた動的論理回路

Info

Publication number
JP2001185999A
JP2001185999A JP36566199A JP36566199A JP2001185999A JP 2001185999 A JP2001185999 A JP 2001185999A JP 36566199 A JP36566199 A JP 36566199A JP 36566199 A JP36566199 A JP 36566199A JP 2001185999 A JP2001185999 A JP 2001185999A
Authority
JP
Japan
Prior art keywords
logic
control
potential
terminal
sense amplifier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP36566199A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001185999A5 (enExample
Inventor
Kouji Hirairi
孝二 平入
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP36566199A priority Critical patent/JP2001185999A/ja
Priority to TW089103245A priority patent/TW462054B/zh
Priority to US09/513,475 priority patent/US6232800B1/en
Priority to KR1020000010019A priority patent/KR100591346B1/ko
Priority to EP00400538A priority patent/EP1111782A2/en
Priority to CNB001067486A priority patent/CN1213434C/zh
Publication of JP2001185999A publication Critical patent/JP2001185999A/ja
Publication of JP2001185999A5 publication Critical patent/JP2001185999A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/065—Differential amplifiers of latching type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H03K3/356147—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates
    • H03K3/356156—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates with synchronous operation

Landscapes

  • Dram (AREA)
  • Amplifiers (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Static Random-Access Memory (AREA)
  • Memory System (AREA)
JP36566199A 1999-12-22 1999-12-22 差動型センスアンプ回路およびそれを用いた動的論理回路 Pending JP2001185999A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP36566199A JP2001185999A (ja) 1999-12-22 1999-12-22 差動型センスアンプ回路およびそれを用いた動的論理回路
TW089103245A TW462054B (en) 1999-12-22 2000-02-24 Differential sense amplifier circuit and dynamic logic circuit using the same
US09/513,475 US6232800B1 (en) 1999-12-22 2000-02-25 Differential sense amplifier circuit and dynamic logic circuit using the same
KR1020000010019A KR100591346B1 (ko) 1999-12-22 2000-02-29 차동형 센스 증폭기 회로 및 이를 사용한 동적 논리 회로
EP00400538A EP1111782A2 (en) 1999-12-22 2000-02-29 Differential sense amplifier circuit and dynamic logic circuit using the same
CNB001067486A CN1213434C (zh) 1999-12-22 2000-02-29 差动读出放大器电路和使用该电路的动态逻辑电路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP36566199A JP2001185999A (ja) 1999-12-22 1999-12-22 差動型センスアンプ回路およびそれを用いた動的論理回路

Publications (2)

Publication Number Publication Date
JP2001185999A true JP2001185999A (ja) 2001-07-06
JP2001185999A5 JP2001185999A5 (enExample) 2006-10-19

Family

ID=18484815

Family Applications (1)

Application Number Title Priority Date Filing Date
JP36566199A Pending JP2001185999A (ja) 1999-12-22 1999-12-22 差動型センスアンプ回路およびそれを用いた動的論理回路

Country Status (6)

Country Link
US (1) US6232800B1 (enExample)
EP (1) EP1111782A2 (enExample)
JP (1) JP2001185999A (enExample)
KR (1) KR100591346B1 (enExample)
CN (1) CN1213434C (enExample)
TW (1) TW462054B (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007013349A (ja) * 2005-06-29 2007-01-18 Renesas Technology Corp 半導体集積回路装置
US7471112B2 (en) 2005-11-16 2008-12-30 Elpida Memory, Inc. Differential amplifier circuit
WO2025142665A1 (ja) * 2023-12-27 2025-07-03 ソニーセミコンダクタソリューションズ株式会社 記憶装置
WO2025142666A1 (ja) * 2023-12-27 2025-07-03 ソニーセミコンダクタソリューションズ株式会社 演算機能付き記憶装置及び電子機器

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004030816A (ja) * 2002-06-27 2004-01-29 Renesas Technology Corp 半導体装置
DE10350337A1 (de) * 2003-10-29 2005-06-16 Infineon Technologies Ag Booster-Schaltung
US7378203B2 (en) * 2005-03-16 2008-05-27 Samsung Electronics Co., Ltd. Charge transport materials having at least a metallocene group
KR100699862B1 (ko) * 2005-08-26 2007-03-27 삼성전자주식회사 반도체 장치의 이중 기준 입력 수신기 및 이의 입력 데이터신호 수신방법
CN102750972A (zh) * 2012-06-29 2012-10-24 浪潮(北京)电子信息产业有限公司 一种数据存储器及其读取控制方法
CN105300433A (zh) * 2015-12-08 2016-02-03 常熟市裕茗企业管理咨询有限公司 计量检测仪器
KR102679071B1 (ko) * 2016-11-24 2024-07-01 에스케이하이닉스 주식회사 버퍼 회로, 이를 이용하는 반도체 장치 및 시스템
US12237009B2 (en) * 2022-06-22 2025-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Sense amplifier circuit, memory circuit, and sensing method thereof

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5216295A (en) * 1991-08-30 1993-06-01 General Instrument Corp. Current mode logic circuits employing IGFETS
US6002270A (en) * 1995-11-09 1999-12-14 Spaceborne, Inc. Synchronous differential logic system for hyperfrequency operation
US5841298A (en) * 1996-04-25 1998-11-24 Industrial Technology Research Institute Locally asynchronous, pipeline-able logic circuits for true-single-phase synchronous logic circuit
US5859548A (en) * 1996-07-24 1999-01-12 Lg Semicon Co., Ltd. Charge recycling differential logic (CRDL) circuit and devices using the same
JP3488612B2 (ja) * 1997-12-11 2004-01-19 株式会社東芝 センス増幅回路
JPH11283377A (ja) * 1998-03-30 1999-10-15 Nec Corp センスアンプ回路
US6137319A (en) * 1999-04-30 2000-10-24 Intel Corporation Reference-free single ended clocked sense amplifier circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007013349A (ja) * 2005-06-29 2007-01-18 Renesas Technology Corp 半導体集積回路装置
US7471112B2 (en) 2005-11-16 2008-12-30 Elpida Memory, Inc. Differential amplifier circuit
WO2025142665A1 (ja) * 2023-12-27 2025-07-03 ソニーセミコンダクタソリューションズ株式会社 記憶装置
WO2025142666A1 (ja) * 2023-12-27 2025-07-03 ソニーセミコンダクタソリューションズ株式会社 演算機能付き記憶装置及び電子機器

Also Published As

Publication number Publication date
KR20010066741A (ko) 2001-07-11
TW462054B (en) 2001-11-01
EP1111782A2 (en) 2001-06-27
KR100591346B1 (ko) 2006-06-19
US6232800B1 (en) 2001-05-15
CN1213434C (zh) 2005-08-03
CN1301024A (zh) 2001-06-27

Similar Documents

Publication Publication Date Title
EP0205294B1 (en) Sense amplification scheme for an integrated circuit
CN107305779B (zh) 用于存储器设备的感测放大器
JP2001185999A (ja) 差動型センスアンプ回路およびそれを用いた動的論理回路
JP2001186009A (ja) 論理回路
US5486785A (en) CMOS level shifter with feedforward control to prevent latching in a wrong logic state
US7102439B2 (en) Low voltage differential amplifier circuit and a sampled low power bias control technique enabling accommodation of an increased range of input levels
JPH09180463A (ja) 半導体メモリの出力回路
US20050275461A1 (en) Low voltage differential amplifier circuit for wide voltage range operation
US5610542A (en) Power-up detection circuit
US20050275463A1 (en) Low voltage differential amplifier circuit and bias control technique enabling accommodation of an increased range of input levels
JP4057990B2 (ja) 半導体集積回路装置
US12057832B2 (en) Semiconductor device including a level shifter and method of mitigating a delay between input and output signals
US6351155B1 (en) High-speed sense amplifier capable of cascade connection
US6590428B2 (en) Evaluation of conduction at precharged node
JPH10255480A (ja) センスアンプ
US7888967B2 (en) Level translator circuit
JPH0563967B2 (enExample)
US20060044024A1 (en) Output circuit
KR100230374B1 (ko) 감지증폭기
JPH09153784A (ja) 半導体装置のデータ伝送回路
JP7210356B2 (ja) センスアンプ回路
JP2845645B2 (ja) 半導体メモリ装置
JP2919401B2 (ja) 出力回路
JPH06332550A (ja) 定電圧発生回路
JP3181699B2 (ja) 出力バッファ回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060831

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060831

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080408

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080805