TW462054B - Differential sense amplifier circuit and dynamic logic circuit using the same - Google Patents
Differential sense amplifier circuit and dynamic logic circuit using the same Download PDFInfo
- Publication number
- TW462054B TW462054B TW089103245A TW89103245A TW462054B TW 462054 B TW462054 B TW 462054B TW 089103245 A TW089103245 A TW 089103245A TW 89103245 A TW89103245 A TW 89103245A TW 462054 B TW462054 B TW 462054B
- Authority
- TW
- Taiwan
- Prior art keywords
- logic
- potential
- control
- logic output
- input
- Prior art date
Links
- 230000002079 cooperative effect Effects 0.000 claims description 27
- 230000000694 effects Effects 0.000 claims description 25
- 230000016507 interphase Effects 0.000 claims description 19
- 230000009977 dual effect Effects 0.000 claims description 8
- 230000008859 change Effects 0.000 claims description 5
- 230000005611 electricity Effects 0.000 claims description 5
- PCTMTFRHKVHKIS-BMFZQQSSSA-N (1s,3r,4e,6e,8e,10e,12e,14e,16e,18s,19r,20r,21s,25r,27r,30r,31r,33s,35r,37s,38r)-3-[(2r,3s,4s,5s,6r)-4-amino-3,5-dihydroxy-6-methyloxan-2-yl]oxy-19,25,27,30,31,33,35,37-octahydroxy-18,20,21-trimethyl-23-oxo-22,39-dioxabicyclo[33.3.1]nonatriaconta-4,6,8,10 Chemical compound C1C=C2C[C@@H](OS(O)(=O)=O)CC[C@]2(C)[C@@H]2[C@@H]1[C@@H]1CC[C@H]([C@H](C)CCCC(C)C)[C@@]1(C)CC2.O[C@H]1[C@@H](N)[C@H](O)[C@@H](C)O[C@H]1O[C@H]1/C=C/C=C/C=C/C=C/C=C/C=C/C=C/[C@H](C)[C@@H](O)[C@@H](C)[C@H](C)OC(=O)C[C@H](O)C[C@H](O)CC[C@@H](O)[C@H](O)C[C@H](O)C[C@](O)(C[C@H](O)[C@H]2C(O)=O)O[C@H]2C1 PCTMTFRHKVHKIS-BMFZQQSSSA-N 0.000 claims 4
- 238000005381 potential energy Methods 0.000 claims 2
- 238000009434 installation Methods 0.000 claims 1
- 230000001629 suppression Effects 0.000 claims 1
- 230000008878 coupling Effects 0.000 abstract description 18
- 238000010168 coupling process Methods 0.000 abstract description 18
- 238000005859 coupling reaction Methods 0.000 abstract description 18
- 238000010586 diagram Methods 0.000 description 57
- 238000004088 simulation Methods 0.000 description 10
- 101100522111 Oryza sativa subsp. japonica PHT1-11 gene Proteins 0.000 description 7
- 101100522115 Oryza sativa subsp. japonica PHT1-13 gene Proteins 0.000 description 7
- 238000011156 evaluation Methods 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 230000000630 rising effect Effects 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- VWPOSFSPZNDTMJ-UCWKZMIHSA-N nadolol Chemical compound C1[C@@H](O)[C@@H](O)CC2=C1C=CC=C2OCC(O)CNC(C)(C)C VWPOSFSPZNDTMJ-UCWKZMIHSA-N 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 101100522114 Oryza sativa subsp. japonica PHT1-12 gene Proteins 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 230000002159 abnormal effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000012856 packing Methods 0.000 description 2
- 230000033228 biological regulation Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 235000012054 meals Nutrition 0.000 description 1
- 230000006911 nucleation Effects 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/065—Differential amplifiers of latching type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356147—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates
- H03K3/356156—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates with synchronous operation
Landscapes
- Dram (AREA)
- Amplifiers (AREA)
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
- Static Random-Access Memory (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP36566199A JP2001185999A (ja) | 1999-12-22 | 1999-12-22 | 差動型センスアンプ回路およびそれを用いた動的論理回路 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW462054B true TW462054B (en) | 2001-11-01 |
Family
ID=18484815
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW089103245A TW462054B (en) | 1999-12-22 | 2000-02-24 | Differential sense amplifier circuit and dynamic logic circuit using the same |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6232800B1 (enExample) |
| EP (1) | EP1111782A2 (enExample) |
| JP (1) | JP2001185999A (enExample) |
| KR (1) | KR100591346B1 (enExample) |
| CN (1) | CN1213434C (enExample) |
| TW (1) | TW462054B (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004030816A (ja) * | 2002-06-27 | 2004-01-29 | Renesas Technology Corp | 半導体装置 |
| DE10350337A1 (de) * | 2003-10-29 | 2005-06-16 | Infineon Technologies Ag | Booster-Schaltung |
| US7378203B2 (en) * | 2005-03-16 | 2008-05-27 | Samsung Electronics Co., Ltd. | Charge transport materials having at least a metallocene group |
| JP4820586B2 (ja) * | 2005-06-29 | 2011-11-24 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| KR100699862B1 (ko) * | 2005-08-26 | 2007-03-27 | 삼성전자주식회사 | 반도체 장치의 이중 기준 입력 수신기 및 이의 입력 데이터신호 수신방법 |
| JP4600827B2 (ja) | 2005-11-16 | 2010-12-22 | エルピーダメモリ株式会社 | 差動増幅回路 |
| CN102750972A (zh) * | 2012-06-29 | 2012-10-24 | 浪潮(北京)电子信息产业有限公司 | 一种数据存储器及其读取控制方法 |
| CN105300433A (zh) * | 2015-12-08 | 2016-02-03 | 常熟市裕茗企业管理咨询有限公司 | 计量检测仪器 |
| KR102679071B1 (ko) * | 2016-11-24 | 2024-07-01 | 에스케이하이닉스 주식회사 | 버퍼 회로, 이를 이용하는 반도체 장치 및 시스템 |
| US12237009B2 (en) * | 2022-06-22 | 2025-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sense amplifier circuit, memory circuit, and sensing method thereof |
| TW202529536A (zh) * | 2023-12-27 | 2025-07-16 | 日商索尼半導體解決方案公司 | 記憶裝置 |
| TW202533042A (zh) * | 2023-12-27 | 2025-08-16 | 日商索尼半導體解決方案公司 | 具演算功能之記憶裝置及電子機器 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5216295A (en) * | 1991-08-30 | 1993-06-01 | General Instrument Corp. | Current mode logic circuits employing IGFETS |
| US6002270A (en) * | 1995-11-09 | 1999-12-14 | Spaceborne, Inc. | Synchronous differential logic system for hyperfrequency operation |
| US5841298A (en) * | 1996-04-25 | 1998-11-24 | Industrial Technology Research Institute | Locally asynchronous, pipeline-able logic circuits for true-single-phase synchronous logic circuit |
| US5859548A (en) * | 1996-07-24 | 1999-01-12 | Lg Semicon Co., Ltd. | Charge recycling differential logic (CRDL) circuit and devices using the same |
| JP3488612B2 (ja) * | 1997-12-11 | 2004-01-19 | 株式会社東芝 | センス増幅回路 |
| JPH11283377A (ja) * | 1998-03-30 | 1999-10-15 | Nec Corp | センスアンプ回路 |
| US6137319A (en) * | 1999-04-30 | 2000-10-24 | Intel Corporation | Reference-free single ended clocked sense amplifier circuit |
-
1999
- 1999-12-22 JP JP36566199A patent/JP2001185999A/ja active Pending
-
2000
- 2000-02-24 TW TW089103245A patent/TW462054B/zh not_active IP Right Cessation
- 2000-02-25 US US09/513,475 patent/US6232800B1/en not_active Expired - Fee Related
- 2000-02-29 EP EP00400538A patent/EP1111782A2/en not_active Withdrawn
- 2000-02-29 KR KR1020000010019A patent/KR100591346B1/ko not_active Expired - Fee Related
- 2000-02-29 CN CNB001067486A patent/CN1213434C/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR20010066741A (ko) | 2001-07-11 |
| EP1111782A2 (en) | 2001-06-27 |
| KR100591346B1 (ko) | 2006-06-19 |
| US6232800B1 (en) | 2001-05-15 |
| CN1213434C (zh) | 2005-08-03 |
| JP2001185999A (ja) | 2001-07-06 |
| CN1301024A (zh) | 2001-06-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW462054B (en) | Differential sense amplifier circuit and dynamic logic circuit using the same | |
| JP3288249B2 (ja) | パワーオンリセット回路 | |
| JPH0715308A (ja) | パワーオンリセット回路 | |
| US6414529B1 (en) | Latch and D-type flip-flop | |
| US6366130B1 (en) | High speed low power data transfer scheme | |
| US7167052B2 (en) | Low voltage differential amplifier circuit for wide voltage range operation | |
| CN109410996B (zh) | 用于双倍数据率存储器的数据接收器及控制器 | |
| US7816969B2 (en) | Level shifter circuit | |
| US5610542A (en) | Power-up detection circuit | |
| CN100530428C (zh) | 包含至少一个输入缓冲器的集成电路元件 | |
| TW317029B (enExample) | ||
| JPH0249519B2 (enExample) | ||
| US12381560B2 (en) | Semiconductor device including a level shifter and method of mitigating a delay between input and output signals | |
| KR19990069373A (ko) | 전하재활용 센스앰프 | |
| JP4774287B2 (ja) | 出力回路 | |
| JPH03206709A (ja) | パワーオン・リセット回路 | |
| JP2019050550A (ja) | レベルシフト回路 | |
| TW313702B (enExample) | ||
| JPH0563967B2 (enExample) | ||
| JPS58139393A (ja) | レベル感知回路 | |
| US4952826A (en) | Signal input circuit utilizing flip-flop circuit | |
| JP7210356B2 (ja) | センスアンプ回路 | |
| KR100271645B1 (ko) | 입력버퍼회로 | |
| JP2919401B2 (ja) | 出力回路 | |
| JP2754552B2 (ja) | コンパレータ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent | ||
| MM4A | Annulment or lapse of patent due to non-payment of fees |