JP2001057093A5 - - Google Patents

Download PDF

Info

Publication number
JP2001057093A5
JP2001057093A5 JP1999226913A JP22691399A JP2001057093A5 JP 2001057093 A5 JP2001057093 A5 JP 2001057093A5 JP 1999226913 A JP1999226913 A JP 1999226913A JP 22691399 A JP22691399 A JP 22691399A JP 2001057093 A5 JP2001057093 A5 JP 2001057093A5
Authority
JP
Japan
Prior art keywords
state
gate
voltage
read
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1999226913A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001057093A (ja
JP3912937B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP22691399A priority Critical patent/JP3912937B2/ja
Priority claimed from JP22691399A external-priority patent/JP3912937B2/ja
Priority to PCT/JP2000/001158 priority patent/WO2001013378A1/ja
Priority to US10/030,117 priority patent/US6670669B1/en
Priority to KR1020027001620A priority patent/KR100633752B1/ko
Publication of JP2001057093A publication Critical patent/JP2001057093A/ja
Publication of JP2001057093A5 publication Critical patent/JP2001057093A5/ja
Application granted granted Critical
Publication of JP3912937B2 publication Critical patent/JP3912937B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP22691399A 1999-08-10 1999-08-10 非導電性のチャージトラップゲートを利用した多ビット不揮発性メモリ Expired - Fee Related JP3912937B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP22691399A JP3912937B2 (ja) 1999-08-10 1999-08-10 非導電性のチャージトラップゲートを利用した多ビット不揮発性メモリ
PCT/JP2000/001158 WO2001013378A1 (en) 1999-08-10 2000-02-28 Multiple-bit nonvolatile memory using non-conductive charge trap gate
US10/030,117 US6670669B1 (en) 1999-08-10 2000-02-28 Multiple-bit non-volatile memory utilizing non-conductive charge trapping gate
KR1020027001620A KR100633752B1 (ko) 1999-08-10 2000-02-28 비도전성 차지 트랩 게이트를 이용한 다중 비트 비휘발성메모리

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22691399A JP3912937B2 (ja) 1999-08-10 1999-08-10 非導電性のチャージトラップゲートを利用した多ビット不揮発性メモリ

Publications (3)

Publication Number Publication Date
JP2001057093A JP2001057093A (ja) 2001-02-27
JP2001057093A5 true JP2001057093A5 (https=) 2005-06-16
JP3912937B2 JP3912937B2 (ja) 2007-05-09

Family

ID=16852572

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22691399A Expired - Fee Related JP3912937B2 (ja) 1999-08-10 1999-08-10 非導電性のチャージトラップゲートを利用した多ビット不揮発性メモリ

Country Status (4)

Country Link
US (1) US6670669B1 (https=)
JP (1) JP3912937B2 (https=)
KR (1) KR100633752B1 (https=)
WO (1) WO2001013378A1 (https=)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6768165B1 (en) 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US6584017B2 (en) 2001-04-05 2003-06-24 Saifun Semiconductors Ltd. Method for programming a reference cell
KR100629193B1 (ko) * 2001-05-25 2006-09-28 후지쯔 가부시끼가이샤 불휘발성 반도체 기억 장치 및 그의 기록 방법
DE10140758A1 (de) 2001-08-20 2003-04-24 Infineon Technologies Ag Speicherelement für eine Halbleiterspeichereinrichtung
US6925007B2 (en) 2001-10-31 2005-08-02 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
US6897522B2 (en) 2001-10-31 2005-05-24 Sandisk Corporation Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
US6700818B2 (en) 2002-01-31 2004-03-02 Saifun Semiconductors Ltd. Method for operating a memory device
JP2003346484A (ja) * 2002-05-23 2003-12-05 Mitsubishi Electric Corp 不揮発性半導体記憶装置
US6917544B2 (en) 2002-07-10 2005-07-12 Saifun Semiconductors Ltd. Multiple use memory chip
US6992932B2 (en) 2002-10-29 2006-01-31 Saifun Semiconductors Ltd Method circuit and system for read error detection in a non-volatile memory array
US6963505B2 (en) 2002-10-29 2005-11-08 Aifun Semiconductors Ltd. Method circuit and system for determining a reference voltage
US7136304B2 (en) 2002-10-29 2006-11-14 Saifun Semiconductor Ltd Method, system and circuit for programming a non-volatile memory array
US7178004B2 (en) 2003-01-31 2007-02-13 Yan Polansky Memory array programming circuit and a method for using the circuit
US6778442B1 (en) * 2003-04-24 2004-08-17 Advanced Micro Devices, Inc. Method of dual cell memory device operation for improved end-of-life read margin
US7142464B2 (en) 2003-04-29 2006-11-28 Saifun Semiconductors Ltd. Apparatus and methods for multi-level sensing in a memory array
KR100973282B1 (ko) * 2003-05-20 2010-07-30 삼성전자주식회사 나노 결정층을 구비하는 소노스 메모리 장치
US7123532B2 (en) 2003-09-16 2006-10-17 Saifun Semiconductors Ltd. Operating array cells with matched reference cells
US6998317B2 (en) 2003-12-18 2006-02-14 Sharp Laboratories Of America, Inc. Method of making a non-volatile memory using a plasma oxidized high-k charge-trapping layer
US7317633B2 (en) 2004-07-06 2008-01-08 Saifun Semiconductors Ltd Protection of NROM devices from charge damage
US7095655B2 (en) 2004-08-12 2006-08-22 Saifun Semiconductors Ltd. Dynamic matching of signal path and reference path for sensing
US7638850B2 (en) 2004-10-14 2009-12-29 Saifun Semiconductors Ltd. Non-volatile memory structure and method of fabrication
US7535765B2 (en) 2004-12-09 2009-05-19 Saifun Semiconductors Ltd. Non-volatile memory device and method for reading cells
CN1838328A (zh) 2005-01-19 2006-09-27 赛芬半导体有限公司 擦除存储器阵列上存储单元的方法
US8053812B2 (en) 2005-03-17 2011-11-08 Spansion Israel Ltd Contact in planar NROM technology
KR100630746B1 (ko) * 2005-05-06 2006-10-02 삼성전자주식회사 멀티-비트 및 멀티-레벨 비휘발성 메모리 소자 및 그 동작및 제조 방법
JP2007027760A (ja) 2005-07-18 2007-02-01 Saifun Semiconductors Ltd 高密度不揮発性メモリアレイ及び製造方法
KR100704033B1 (ko) 2005-08-05 2007-04-04 삼성전자주식회사 전하 트랩 형의 3-레벨 불휘발성 반도체 메모리 장치 및이에 대한 구동방법
US7668017B2 (en) 2005-08-17 2010-02-23 Saifun Semiconductors Ltd. Method of erasing non-volatile memory cells
KR100729357B1 (ko) 2005-08-25 2007-06-15 삼성전자주식회사 읽기 속도를 향상시킬 수 있는 플래시 메모리 장치
JP2007087441A (ja) * 2005-09-20 2007-04-05 Matsushita Electric Ind Co Ltd 不揮発性半導体記憶装置
US7221138B2 (en) 2005-09-27 2007-05-22 Saifun Semiconductors Ltd Method and apparatus for measuring charge pump output current
US7352627B2 (en) 2006-01-03 2008-04-01 Saifon Semiconductors Ltd. Method, system, and circuit for operating a non-volatile memory array
US7593264B2 (en) * 2006-01-09 2009-09-22 Macronix International Co., Ltd. Method and apparatus for programming nonvolatile memory
US7808818B2 (en) 2006-01-12 2010-10-05 Saifun Semiconductors Ltd. Secondary injection for NROM
US7760554B2 (en) 2006-02-21 2010-07-20 Saifun Semiconductors Ltd. NROM non-volatile memory and mode of operation
US7692961B2 (en) 2006-02-21 2010-04-06 Saifun Semiconductors Ltd. Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection
US8253452B2 (en) 2006-02-21 2012-08-28 Spansion Israel Ltd Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same
US7638835B2 (en) 2006-02-28 2009-12-29 Saifun Semiconductors Ltd. Double density NROM with nitride strips (DDNS)
US7701779B2 (en) 2006-04-27 2010-04-20 Sajfun Semiconductors Ltd. Method for programming a reference cell
US7605579B2 (en) 2006-09-18 2009-10-20 Saifun Semiconductors Ltd. Measuring and controlling current consumption and output current of charge pumps
US7619919B2 (en) * 2007-01-12 2009-11-17 Marvell World Trade Ltd. Multi-level memory
US7492636B2 (en) * 2007-04-27 2009-02-17 Macronix International Co., Ltd. Methods for conducting double-side-biasing operations of NAND memory arrays
CN102169724B (zh) * 2010-02-26 2014-09-24 宏碁股份有限公司 存储器元件的操作方法
DE112016004265T5 (de) 2015-09-21 2018-06-07 Monolithic 3D Inc. 3d halbleitervorrichtung und -struktur
US12524356B2 (en) 2022-03-25 2026-01-13 Seagate Technology Llc Memory tunneling interface
USD1039225S1 (en) * 2022-07-27 2024-08-13 Jack Kassin Litter box

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3233998B2 (ja) 1992-08-28 2001-12-04 株式会社東芝 不揮発性半導体記憶装置の製造方法
JPH118325A (ja) 1997-04-25 1999-01-12 Nippon Steel Corp 不揮発性半導体記憶装置、その製造方法、その書き込み方法、その読み出し方法、記録媒体並びに半導体記憶装置
US6768165B1 (en) * 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US6255166B1 (en) * 1999-08-05 2001-07-03 Aalo Lsi Design & Device Technology, Inc. Nonvolatile memory cell, method of programming the same and nonvolatile memory array

Similar Documents

Publication Publication Date Title
JP2001057093A5 (https=)
CN101090118B (zh) 非易失性存储器衬底瞬时热载流子注入编程和擦除方法
US6670669B1 (en) Multiple-bit non-volatile memory utilizing non-conductive charge trapping gate
Atwood Future directions and challenges for ETox flash memory scaling
JP3238461B2 (ja) Ｅｐｒｏｍセルアレイ
CN101295545B (zh) 用以操作双边偏压与非存储器阵列的方法
US5020030A (en) Nonvolatile SNOS memory cell with induced capacitor
CN101521207A (zh) 集成电路
TWI390709B (zh) 用於抹除記憶體裝置之方法以及多階程式化記憶體裝置
KR100558004B1 (ko) 게이트 전극과 반도체 기판 사이에 전하저장층을 갖는비휘발성 메모리 소자의 프로그램 방법
JP4602331B2 (ja) 個別電荷蓄積素子を有するメモリのプログラミング
US7760554B2 (en) NROM non-volatile memory and mode of operation
JP3175665B2 (ja) 不揮発性半導体記憶装置のデータ消去方法
EP1555673B1 (en) Nonvolatile semiconductor memory and operating method of the memory
CN1333407C (zh) 局部俘获式非易失性存储器的数据保留
CN100353529C (zh) 识别程序化及抹除存储单元中的逻辑信息的方法
US7212437B2 (en) Charge coupled EEPROM device and corresponding method of operation
CN101226773A (zh) 对虚拟接地阵列存储装置施加双侧偏压的方法
JP3513056B2 (ja) 不揮発性半導体記憶装置の読み出し方法
JP2006128594A5 (https=)
US9583195B2 (en) Systems, methods and devices for a memory having a buried select line
JPH0563027B2 (https=)
JP2004006549A (ja) 不揮発性半導体記憶装置における情報の消去方法
US7092297B1 (en) Method for pulse erase in dual bit memory devices
JPH06350097A (ja) 不揮発性半導体記憶装置