GB2256070A - Semiconductor memory device with redundancy - Google Patents
Semiconductor memory device with redundancy Download PDFInfo
- Publication number
- GB2256070A GB2256070A GB9116165A GB9116165A GB2256070A GB 2256070 A GB2256070 A GB 2256070A GB 9116165 A GB9116165 A GB 9116165A GB 9116165 A GB9116165 A GB 9116165A GB 2256070 A GB2256070 A GB 2256070A
- Authority
- GB
- United Kingdom
- Prior art keywords
- transfer path
- memory device
- semiconductor memory
- signal
- detect signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
- G11C29/842—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by introducing a delay in a signal path
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910008454A KR940002272B1 (ko) | 1991-05-24 | 1991-05-24 | 리던던시 기능을 가지는 반도체 메모리 장치 |
Publications (2)
Publication Number | Publication Date |
---|---|
GB9116165D0 GB9116165D0 (en) | 1991-09-11 |
GB2256070A true GB2256070A (en) | 1992-11-25 |
Family
ID=19314872
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9116165A Withdrawn GB2256070A (en) | 1991-05-24 | 1991-07-26 | Semiconductor memory device with redundancy |
Country Status (7)
Country | Link |
---|---|
JP (1) | JPH04346000A (it) |
KR (1) | KR940002272B1 (it) |
DE (1) | DE4124572A1 (it) |
FR (1) | FR2676844A1 (it) |
GB (1) | GB2256070A (it) |
IT (1) | IT1251003B (it) |
TW (1) | TW217455B (it) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997043713A1 (en) * | 1996-05-10 | 1997-11-20 | Memory Corporation Plc | Substitute memory timing circuit |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR960013858B1 (ko) * | 1994-02-03 | 1996-10-10 | 현대전자산업 주식회사 | 데이타 출력버퍼 제어회로 |
KR0172844B1 (ko) * | 1995-12-11 | 1999-03-30 | 문정환 | 반도체 메모리 소자의 리페어 회로 |
KR100400307B1 (ko) | 2001-05-09 | 2003-10-01 | 주식회사 하이닉스반도체 | 로오 리페어회로를 가진 반도체 메모리 장치 |
KR100414738B1 (ko) * | 2001-12-21 | 2004-01-13 | 주식회사 하이닉스반도체 | 퓨즈를 이용한 비트라인 센싱 제어 장치 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0124900A2 (en) * | 1983-05-06 | 1984-11-14 | Nec Corporation | Reduntant type memory circuit with an improved clock generator |
EP0242981A2 (en) * | 1986-03-20 | 1987-10-28 | Fujitsu Limited | Semiconductor memory device having redundancy circuit portion |
US5021944A (en) * | 1988-07-08 | 1991-06-04 | Hitachi, Ltd. | Semiconductor memory having redundancy circuit for relieving defects |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4546455A (en) * | 1981-12-17 | 1985-10-08 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor device |
JPS59117792A (ja) * | 1982-12-24 | 1984-07-07 | Hitachi Ltd | 冗長回路を備えた半導体記憶装置 |
JPS63244494A (ja) * | 1987-03-31 | 1988-10-11 | Toshiba Corp | 半導体記憶装置 |
-
1991
- 1991-05-24 KR KR1019910008454A patent/KR940002272B1/ko not_active IP Right Cessation
- 1991-07-10 TW TW080105352A patent/TW217455B/zh active
- 1991-07-10 FR FR9108672A patent/FR2676844A1/fr active Pending
- 1991-07-24 DE DE4124572A patent/DE4124572A1/de active Granted
- 1991-07-26 GB GB9116165A patent/GB2256070A/en not_active Withdrawn
- 1991-08-08 IT ITMI912229A patent/IT1251003B/it active IP Right Grant
- 1991-08-15 JP JP3205070A patent/JPH04346000A/ja active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0124900A2 (en) * | 1983-05-06 | 1984-11-14 | Nec Corporation | Reduntant type memory circuit with an improved clock generator |
EP0242981A2 (en) * | 1986-03-20 | 1987-10-28 | Fujitsu Limited | Semiconductor memory device having redundancy circuit portion |
US5021944A (en) * | 1988-07-08 | 1991-06-04 | Hitachi, Ltd. | Semiconductor memory having redundancy circuit for relieving defects |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1997043713A1 (en) * | 1996-05-10 | 1997-11-20 | Memory Corporation Plc | Substitute memory timing circuit |
Also Published As
Publication number | Publication date |
---|---|
IT1251003B (it) | 1995-04-28 |
KR940002272B1 (ko) | 1994-03-19 |
ITMI912229A1 (it) | 1993-02-08 |
DE4124572A1 (de) | 1992-11-26 |
JPH04346000A (ja) | 1992-12-01 |
FR2676844A1 (fr) | 1992-11-27 |
GB9116165D0 (en) | 1991-09-11 |
ITMI912229A0 (it) | 1991-08-08 |
KR920022148A (ko) | 1992-12-19 |
DE4124572C2 (it) | 1993-07-01 |
TW217455B (it) | 1993-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5905688A (en) | Auto power down circuit for a semiconductor memory device | |
US5748543A (en) | Self repairing integrated circuit memory devices and methods | |
US5576999A (en) | Redundancy circuit of a semiconductor memory device | |
US7257037B2 (en) | Redundancy circuit in semiconductor memory device | |
US5602796A (en) | Word line driver in a semiconductor memory device | |
KR940009079B1 (ko) | 노이즈로 인한 오동작을 방지하기 위한 반도체장치 | |
US4549101A (en) | Circuit for generating test equalization pulse | |
JP3691643B2 (ja) | ダイナミック型カラムリダンダンシ駆動回路 | |
US5907514A (en) | Circuit and method for controlling a redundant memory cell in an integrated memory circuit | |
JPH0383299A (ja) | 半導体記憶装置 | |
GB2256070A (en) | Semiconductor memory device with redundancy | |
JP3319395B2 (ja) | 半導体素子のリダンダント装置 | |
US5579268A (en) | Semiconductor memory device capable of driving word lines at high speed | |
US5444666A (en) | Data output equipment for a semiconductor memory device | |
US5715253A (en) | ROM repair circuit | |
US6134174A (en) | Semiconductor memory for logic-hybrid memory | |
US5239511A (en) | Low power redundancy circuit for a memory device | |
US5901098A (en) | Ground noise isolation circuit for semiconductor memory device and method thereof | |
US6819134B2 (en) | Decoding circuit for wafer burn-in test | |
GB2261089A (en) | Data output control circuit | |
US5461586A (en) | Self-timed redundancy circuit | |
KR100209747B1 (ko) | 출력버퍼회로 | |
US6470465B1 (en) | Parallel test circuit of semiconductor memory device | |
KR960003404B1 (ko) | 리던던시 장치를 가지는 반도체 메모리 장치 | |
US6054878A (en) | Address transition detection summation circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |