ES2004148A6 - Un contador terminal de preanalisis - Google Patents
Un contador terminal de preanalisisInfo
- Publication number
- ES2004148A6 ES2004148A6 ES8701735A ES8701735A ES2004148A6 ES 2004148 A6 ES2004148 A6 ES 2004148A6 ES 8701735 A ES8701735 A ES 8701735A ES 8701735 A ES8701735 A ES 8701735A ES 2004148 A6 ES2004148 A6 ES 2004148A6
- Authority
- ES
- Spain
- Prior art keywords
- counter
- terminal
- terminal count
- output signal
- generating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 title abstract 2
- 238000012163 sequencing technique Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/40—Monitoring; Error detection; Preventing or correcting improper counter operation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318522—Test of Sequential circuits
- G01R31/318527—Test of counters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/38—Starting, stopping or resetting the counter
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Electric Clocks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Communication Control (AREA)
- Ultra Sonic Daignosis Equipment (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Control Of Transmission Device (AREA)
Abstract
SE DESCRIBEN UN CONTADOR TERMINAL DE PREANALISIS Y UN METODO PARA GENERAR UNA SEÑAL DE SALIDA DE COMPUTO TERMINAL. EL CONTADOR COMPRENDE UNA PLURALIDAD DE REGISTRADORES DE CONTADOR CONECTADOS A CIRCUITERIA DE HABILITACION DE CONTADOR PARA HACER FUNCIONAR EN SECUENCIA LOS REGISTRADORES A UNA FRECUENCIA DE CONTADOR PREDETERMINADA. UNA CIRCUITERIA DE HABILITACION DE COMPUTO TERMINAL ESTA CONECTADA A LA CIRCUITERIA DE CONTADOR, POR EJEMPLO, EN LAS PUERTAS DE ENTRADA DE LOS REGISTRADORES DE CONTADOR, Y ES OPERATIVA PARA GENERAR UNA SEÑAL DE HABILITACION DE COMPUTO TERMINAL CUANDO DICHAS PUERTAS DE ENTRADA TIENEN UN ESTADO PREDETERMINADO. LA SEÑAL DE HABILITACION DE COMPUTO TERMINAL Y LA SEÑAL DE RELOJ SE COMUNICAN A UN REGISTRADOR DE SALIDA QUE FUNCIONA PARA GENERAR UNA SEÑAL DE SALIDA DE COMPUTO TERMINAL CUANDO SE RECIBE UNA SEÑAL DE RELOJ DURANTE LA PRESENCIA SIMULTANEA DE LA SEÑAL DE HABILITACION DE COMPUTO TERMINAL.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/875,894 US4761801A (en) | 1986-06-18 | 1986-06-18 | Look ahead terminal counter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ES2004148A6 true ES2004148A6 (es) | 1988-12-01 |
Family
ID=25366560
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| ES8701735A Expired ES2004148A6 (es) | 1986-06-18 | 1987-06-12 | Un contador terminal de preanalisis |
Country Status (14)
| Country | Link |
|---|---|
| US (1) | US4761801A (es) |
| EP (1) | EP0269716B1 (es) |
| JP (1) | JPS63503588A (es) |
| KR (1) | KR900008804B1 (es) |
| AU (1) | AU597085B2 (es) |
| CA (1) | CA1279108C (es) |
| DE (1) | DE3785914T2 (es) |
| DK (1) | DK79388A (es) |
| EG (1) | EG18166A (es) |
| ES (1) | ES2004148A6 (es) |
| GR (1) | GR870809B (es) |
| IL (1) | IL82560A0 (es) |
| NO (1) | NO880631D0 (es) |
| WO (1) | WO1987007992A1 (es) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0286744A1 (en) * | 1987-04-14 | 1988-10-19 | Hewlett-Packard Limited | Detection of digital signal error rates |
| JP2695535B2 (ja) * | 1991-04-18 | 1997-12-24 | 三菱電機株式会社 | タイマ入力制御回路及びカウンタ制御回路 |
| US5943386A (en) * | 1995-05-24 | 1999-08-24 | Hughes Electronics | High-speed synchronous counter circuitry |
| US6449329B1 (en) * | 2000-09-14 | 2002-09-10 | Qualcomm Incorporated | Dual-edge M/N:D counter |
| US6574130B2 (en) | 2001-07-25 | 2003-06-03 | Nantero, Inc. | Hybrid circuit having nanotube electromechanical memory |
| US6706402B2 (en) | 2001-07-25 | 2004-03-16 | Nantero, Inc. | Nanotube films and articles |
| US6643165B2 (en) | 2001-07-25 | 2003-11-04 | Nantero, Inc. | Electromechanical memory having cell selection circuitry constructed with nanotube technology |
| US6784028B2 (en) | 2001-12-28 | 2004-08-31 | Nantero, Inc. | Methods of making electromechanical three-trace junction devices |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2566085A (en) * | 1949-02-26 | 1951-08-28 | Rca Corp | Electronic interval timing method and system |
| US3548319A (en) * | 1968-07-29 | 1970-12-15 | Westinghouse Electric Corp | Synchronous digital counter |
| US3609311A (en) * | 1969-05-26 | 1971-09-28 | Centaur Mini Computer Devices | Coincident counting system |
| US3745315A (en) * | 1969-09-26 | 1973-07-10 | Bell Telephone Labor Inc | Ripple-through counters having minimum output propagation delay times |
| US3761695A (en) * | 1972-10-16 | 1973-09-25 | Ibm | Method of level sensitive testing a functional logic system |
| US4002926A (en) * | 1975-10-02 | 1977-01-11 | Hughes Aircraft Company | High speed divide-by-N circuit |
| US4092522A (en) * | 1977-01-03 | 1978-05-30 | Honeywell Information Systems Inc. | 5-Bit counter/shift register utilizing current mode logic |
| JPS57186836A (en) * | 1981-05-14 | 1982-11-17 | Nec Corp | Counting circuit |
| US4596027A (en) * | 1982-08-25 | 1986-06-17 | Gte Products Corporation | Counter/divider apparatus |
| US4493077A (en) * | 1982-09-09 | 1985-01-08 | At&T Laboratories | Scan testable integrated circuit |
| JPS59115621A (ja) * | 1982-12-22 | 1984-07-04 | Toshiba Corp | 論理回路 |
| JPS59161131A (ja) * | 1983-03-04 | 1984-09-11 | Nec Corp | 分周方式 |
| DE3312687A1 (de) * | 1983-04-08 | 1984-10-18 | Siemens AG, 1000 Berlin und 8000 München | Einrichtung zur pruefung von elektrische schaltkreise enthaltenden prueflingen |
| JPS609221A (ja) * | 1983-06-28 | 1985-01-18 | Sharp Corp | テスト機能付分周回路 |
| EP0146661B1 (fr) * | 1983-12-28 | 1988-03-02 | International Business Machines Corporation | Procédé de diagnostic électrique pour identifier une cellule défectueuse dans une chaîne de cellules formant un registre à décalage |
| US4621201A (en) * | 1984-03-30 | 1986-11-04 | Trilogy Systems Corporation | Integrated circuit redundancy and method for achieving high-yield production |
| JPS6154713A (ja) * | 1984-08-27 | 1986-03-19 | Matsushita Electric Ind Co Ltd | ゲ−トアレイ装置 |
| JPS61133727A (ja) * | 1984-12-04 | 1986-06-21 | Fujitsu Ltd | カウンタ故障分離回路 |
| US4745630A (en) * | 1986-06-18 | 1988-05-17 | Hughes Aircraft Company | Multi-mode counter network |
-
1986
- 1986-06-18 US US06/875,894 patent/US4761801A/en not_active Expired - Fee Related
-
1987
- 1987-05-18 IL IL82560A patent/IL82560A0/xx not_active IP Right Cessation
- 1987-05-22 GR GR870809A patent/GR870809B/el unknown
- 1987-05-29 KR KR1019880700165A patent/KR900008804B1/ko not_active Expired
- 1987-05-29 EP EP87904160A patent/EP0269716B1/en not_active Expired - Lifetime
- 1987-05-29 DE DE8787904160T patent/DE3785914T2/de not_active Expired - Fee Related
- 1987-05-29 JP JP62503737A patent/JPS63503588A/ja active Pending
- 1987-05-29 AU AU75471/87A patent/AU597085B2/en not_active Ceased
- 1987-05-29 WO PCT/US1987/001238 patent/WO1987007992A1/en not_active Ceased
- 1987-06-11 CA CA000539477A patent/CA1279108C/en not_active Expired - Fee Related
- 1987-06-12 ES ES8701735A patent/ES2004148A6/es not_active Expired
- 1987-06-17 EG EG353/87A patent/EG18166A/xx active
-
1988
- 1988-02-12 NO NO880631A patent/NO880631D0/no unknown
- 1988-02-16 DK DK079388A patent/DK79388A/da not_active Application Discontinuation
Also Published As
| Publication number | Publication date |
|---|---|
| EG18166A (en) | 1992-08-30 |
| DE3785914T2 (de) | 1993-08-26 |
| KR880701495A (ko) | 1988-07-27 |
| EP0269716B1 (en) | 1993-05-19 |
| IL82560A0 (en) | 1987-11-30 |
| NO880631L (no) | 1988-02-12 |
| KR900008804B1 (ko) | 1990-11-29 |
| US4761801A (en) | 1988-08-02 |
| AU7547187A (en) | 1988-01-12 |
| NO880631D0 (no) | 1988-02-12 |
| GR870809B (en) | 1987-07-20 |
| DK79388D0 (da) | 1988-02-16 |
| DE3785914D1 (de) | 1993-06-24 |
| DK79388A (da) | 1988-02-16 |
| WO1987007992A1 (en) | 1987-12-30 |
| JPS63503588A (ja) | 1988-12-22 |
| EP0269716A1 (en) | 1988-06-08 |
| AU597085B2 (en) | 1990-05-24 |
| CA1279108C (en) | 1991-01-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS647252A (en) | Array processing system | |
| ES2004148A6 (es) | Un contador terminal de preanalisis | |
| EP0304841A3 (en) | Bit-serial integrator circuitry | |
| JPS5735417A (en) | D/a converter | |
| ES8604375A1 (es) | Procedimiento de restitucion de los instantes significativos de una senal periodica y circuito de regeneracion de instantes periodicos para poner en practica dicho procedimiento | |
| JPS53139456A (en) | Clock driver circuit | |
| SE9501608D0 (sv) | Generator för fördröjningsanpassade klock- och datasignaler | |
| BG48579A3 (bg) | Устройство за възстановяване на синхронизиращ сигнал | |
| JPS57193865A (en) | Correlator | |
| JPS6490611A (en) | Waveform generator | |
| JPS57116432A (en) | Synchronous counter | |
| JPS6419403A (en) | Process input device | |
| JPS54122944A (en) | Logic circuit | |
| JPS5710566A (en) | Decoding circuit | |
| JPS5443641A (en) | Connection system between logic blocks | |
| JPS5613848A (en) | Data transmitting device | |
| SU1190501A1 (ru) | Устройство дл синхронизации импульсов | |
| JPS5613849A (en) | Data transmitting device | |
| JPS57182850A (en) | Data processing system | |
| RU93057381A (ru) | Формирователь импульсной последовательности | |
| JPS53126958A (en) | Measuring terminal apparatus | |
| JPS5744329A (en) | Control signal generating circuit | |
| TW354395B (en) | A bus interface synchronous system for synchronously system clock and the inner clock of a central processing unit, comprising: | |
| JPS57121326A (en) | Jhonson counter | |
| JPS56125143A (en) | Demodulation circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| FD1A | Patent lapsed |
Effective date: 19980401 |