EP2952074B1 - Leiterplatte mit versetztem differentiellem signalwegrouting - Google Patents

Leiterplatte mit versetztem differentiellem signalwegrouting Download PDF

Info

Publication number
EP2952074B1
EP2952074B1 EP14745727.9A EP14745727A EP2952074B1 EP 2952074 B1 EP2952074 B1 EP 2952074B1 EP 14745727 A EP14745727 A EP 14745727A EP 2952074 B1 EP2952074 B1 EP 2952074B1
Authority
EP
European Patent Office
Prior art keywords
vias
linear array
ground
electrically conductive
along
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
EP14745727.9A
Other languages
English (en)
French (fr)
Other versions
EP2952074A1 (de
EP2952074A4 (de
Inventor
Steven E. Minich
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amphenol FCI Asia Pte Ltd
Original Assignee
Amphenol FCI Asia Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Amphenol FCI Asia Pte Ltd filed Critical Amphenol FCI Asia Pte Ltd
Publication of EP2952074A1 publication Critical patent/EP2952074A1/de
Publication of EP2952074A4 publication Critical patent/EP2952074A4/de
Application granted granted Critical
Publication of EP2952074B1 publication Critical patent/EP2952074B1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09B—EDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
    • G09B23/00—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes
    • G09B23/06—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics
    • G09B23/18—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism
    • G09B23/183—Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism for circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/646—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00 specially adapted for high-frequency, e.g. structures providing an impedance match or phase match
    • H01R13/6461—Means for preventing cross-talk
    • H01R13/6471—Means for preventing cross-talk by special arrangement of ground and signal conductors, e.g. GSGS [Ground-Signal-Ground-Signal]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H05K1/0219—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors
    • H05K1/0222—Printed shielding conductors for shielding around or between signal conductors, e.g. coplanar or coaxial printed shielding conductors for shielding around a single via or around a group of vias, e.g. coaxial vias or vias surrounded by a grounded via fence
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0228—Compensation of cross-talk by a mutually correlated lay-out of printed circuit traces, e.g. for compensation of cross-talk in mounted connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H05K1/116—Lands, clearance holes or other lay-out details concerning the surrounding of a via
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09618—Via fence, i.e. one-dimensional array of vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Definitions

  • PCBs printed circuit boards
  • Certain ones of the electrically conductive layers are typically configured as signal layers, and certain others of the electrically conductive layers are typically configured as ground layers.
  • the signal layers each can include electrical signal traces that are supported and surrounded by electrically insulative material, and the ground layers can include one or more electrically conductive regions that are supported and surrounded by electrically insulative material. Because the ground layers are disposed between adjacent signal layers, the ground layers provide shielding between the electrical signal traces of one signal layer and the electrical signal traces of the adjacent signal layer.
  • Conventional printed circuit boards can include at least first and second linear arrays that each contain signal vias and ground vias.
  • the ground vias extend through at least one of the signal layers and are placed in electrical communication with the electrically conductive region of a respective one of the at least one ground layer.
  • the signal vias can be arranged in first and second differential signal pairs that are placed in electrical communication with respective first and second sets of electrical differential signal traces that route electrical signals along the printed circuit board.
  • the first linear array includes the signal vias of the first differential signal pair
  • the second linear array includes the signal vias of the second differential signal pair.
  • Each of the first and second linear array can include a respective at least one ground via.
  • the electrical signal traces are positioned between the first and second linear arrays, and are oriented parallel to the linear arrays.
  • the electrical differential signal traces are positioned so as to be symmetrical about a center line that extends equidistantly between the first and second linear arrays.
  • conventional printed circuit boards further include first and second arrays of ground vias that are disposed between the respective first and second linear arrays and the electrical signal traces.
  • Reference document US 6,384,341 B1 discloses a multi-layer circuit board that simultaneously maintains a desired impedance while reducing interference within a multi-layer circuit board.
  • Reference document US 2007/0130555 A1 discloses a printed circuit board comprising differential transmission lines, wherein for differential transmission lines that pass through via holes with open-stubs, a degree of coupling of the lines is decreased while the differential characteristics impedance is made constant.
  • Reference document US 7,239,526 B1 discloses a printed circuit board having additional rows of ground vias to reduce crosstalk in the board.
  • Reference document US 2011/0062593 A1 discloses a semiconductor packaging substrate with a plurality of pads arranged in a square grid pattern thereon, in which among the pads, two pads obliquely adjacent to each other are connected with through-holes respectively and another through-hole is provided between the through-holes connected with the two pads obliquely adjacent to each other.
  • Reference document US 2012/0003848 A1 discloses a connector and a circuit board assembly wherein additional pinning vias that are aligned with the ground vias may be provided in a circuit board to help improve electrical performance at the interface between the terminals in the connector and the signal traces in the circuit board.
  • a printed circuit board can include at least one electrical signal trace elongate along a first direction.
  • the printed circuit board can further include an electrically conductive ground layer disposed below the first electrical signal trace along a second direction that is perpendicular to the first direction, the electrically conductive ground layer extending along a plane that is normal to the second direction.
  • the printed circuit board can further include a first linear array that includes at least one electrically conductive signal via and at least one electrically conductive ground via, the first linear array oriented along the first direction.
  • the printed circuit board can further include a second linear array that includes at least one electrically conductive signal via and at least one electrically conductive ground via, the second linear array oriented along the first direction.
  • the second linear array can be spaced from and consecutive with the first linear array along a third direction that is perpendicular with respect to each of the first and second directions.
  • the at least one electrical signal trace can be disposed between the first and second linear arrays with respect to the third direction.
  • the printed circuit board can further include at least one group of ground isolation vias that is oriented along the first direction, the at least one group of ground isolation vias disposed between the first electrical signal trace and the second linear array with respect to the third direction.
  • a printed circuit board (PCB) 100 can be configured as a daughter card or alternatively constructed circuit board that is configured to be placed in electrical communication with electrical contacts of a complementary electrical connector that is mounted to the electrical connector.
  • the printed circuit board 100 can include a dielectric or electrically insulative material, such as glass-filled or glass impregnated epoxy, electrical signal mounting locations supported by the electrically insulative material, and electrical ground mounting locations supported by the electrically insulative material.
  • the signal mounting locations are configured to be placed in electrical communication with mounting portions of electrical signal contacts of the complementary electrical connector
  • the ground mounting locations are configured to be placed in electrical communication with mounting portions of electrical ground contacts of the complementary electrical connector.
  • the signal mounting portions can be configured as signal vias S that define respective electrically plated holes
  • the ground mounting portions can be configured as ground vias G that define respective electrically plated holes.
  • the signal vias S are configured to receive press-fit tails of electrical signal contacts of the complementary electrical connector
  • the ground vias G are configured to receive press-fit tails of electrical ground contacts of the complementary electrical connector.
  • the signal mounting portions and ground mounting portions can alternatively be configured as contact pads that are configured to be placed in contact with the respective mounting portions of the signal contacts and ground contacts of the complementary electrical connector that are surface mounted to the contact pads.
  • the signal mounting portions are in electrical communication with respective signal traces 108 that are configured to route electrical signals along the printed circuit board 100.
  • the printed circuit board 100 can be generally planar along a longitudinal direction L and a lateral direction A that is perpendicular to the longitudinal direction L.
  • the printed circuit board 100 has a length that extends along the longitudinal direction L and a width that extends along the lateral direction A. The length can be equal to, greater than, or less than, the width.
  • the printed circuit board 100 further has a thickness that extends along a transverse direction T that is perpendicular to each of the longitudinal direction L and the lateral direction A.
  • the longitudinal direction L can be referred to as a first direction.
  • the transverse direction T can be referred to as a second direction.
  • the lateral direction A can be referred to as a third direction.
  • the printed circuit board 100 can include at least one electrically conductive layer 102, such as a plurality of electrically conductive layers 102.
  • the electrically conductive layers 102 can include a first electrically conductive layer 102a and a second electrically conductive layer 102b. Consecutive ones of the conductive layers 102 can be arranged above or below each other along the transverse direction T such that no additional electrically conductive layers are disposed between the consecutive ones of the conductive layers 102.
  • the first and second conductive layers 102a and 102b can be consecutive electrically conductive layers.
  • the second electrically conductive layer 102b can be disposed below the first electrically conductive layer 102a along the transverse direction T.
  • first electrically conductive layer 102a can be referred to as an upper electrically conductive layer
  • second electrically conductive layer 102b can be referred to as a lower electrically conductive layer.
  • Each of the first and second electrically conductive layers 102a and 102b can be substantially planar along respective planes that are defined by the longitudinal direction L and the lateral direction A.
  • the printed circuit board 100 can further include at least one dielectric or electrically insulative layer 106, such as a plurality of dielectric or electrically insulative layers 106 that are alternatingly arranged with the electrically conductive layers 102 along the transverse direction T.
  • the electrically insulative layers 106 are configured to electrically isolate two immediately adjacent ones of the consecutive conductive layers 102 from one another.
  • the dielectric layers 106 may be comprised of any suitable electrically insulative material, such as glass-filled or glass impregnated epoxy, that prevents the flow of electricity therethrough.
  • the electrically insulative layers 106 can include a first electrically insulative layer 106a and a second electrically insulative layer 106b.
  • the first and second electrically insulative layers 106a and 106b can be arranged consecutively along the transverse direction T. Consecutive ones of the electrically insulative layers 106 can be arranged above or below each other along the transverse direction T such that no additional electrically insulative layers are disposed between the consecutive ones of the insulative layers 106. In one embodiment, the first and second insulative layers 106a and 106b can be consecutive insulative layers. Thus, the second electrically insulative layer 106b can be disposed below the first electrically insulative layer 106a along the transverse direction T.
  • first electrically insulative layer 106a can be referred to as an upper electrically insulative layer
  • second electrically insulative layer 106b can be referred to as a lower electrically insulative layer.
  • Each of the first and second electrically insulative layers 106a and 106b can be substantially planar along respective planes that are defined by the longitudinal direction L and the lateral direction A.
  • the electrically conductive layers 102 and the electrically insulative layers 106 can be alternatingly arranged with respect to each other along the transverse direction T.
  • the first electrically insulative layer 106a can be disposed between the first electrically conductive layer 102a and the second electrically conductive layer 102b.
  • the second electrically conductive layer 102b can be disposed between the first electrically insulative layer 106a and the second electrically insulative layer 106b.
  • Fig. 1 illustrates a top view of a portion of the printed circuit board 1 00, whereby the second electrically conductive layer 1 02b is visible through the first electrically conductive layer 102a for the sake of clarity. Further, for the sake of clarity, the first and second electrically insulative layers 106a and 106b are depicted as being transparent. It should be understood that additional conductive layers 102 and/or electrically insulative layers may be present above or below the electrically conductive layers 102 along the transverse direction T as desired.
  • the electrically conductive layers 102 may include at least one electrical signal layer such as a plurality of electrical signal layers.
  • one of the first and second electrically conductive layers 102a and 102b can be configured as an electrical signal layer, and the other of the first and second electrically conductive layers 102a and 102b can be configured as an electrical ground layer.
  • the first electrically conductive layer 102a is configured as an electrical signal layer
  • the second electrically conductive layer 102b is configured as an electrical ground layer.
  • the electrical signal layer 102a is configured to transmit electrical data signals along the printed circuit board 100.
  • the ground layer 102b can extend along a plane that is normal to the transverse direction T.
  • Figs. 1-2 depict one example configuration of the printed circuit board 100
  • the conductive layers 102 and the dielectric layers 106 may be arranged in a variety of sequences along the transverse direction T.
  • the instant disclosure should not be construed as limited to the configuration show in Figs. 1-2 .
  • one or more electrically conductive layers 102 which can be configured as electrical signal layers, ground layers, or both, alone or in combination with one or more electrically insulative layers 106, may be located above or below the portion of the printed circuit board 1 00 illustrated in Figs. 1-2 .
  • an additional electrically insulative layer 106 can be disposed above the first electrically conductive layer 102a.
  • the printed circuit board 100 can be devoid of the second electrically insulative layer 106b.
  • One or more of the electrically conductive layers 102 can alternatively or additionally be configured as electrical power layers that are configured to transmit electrical power along the printed circuit board 100.
  • the printed circuit board can include one or more electrical power layers that are configured to transmit electrical power along the printed circuit board 100 from the complementary electrical connector to another electrical device that is in electrical communication with the printed circuit board 100.
  • the first electrical signal layer 102a can include a dielectric or electrically insulative material 105 and at least one electrically conductive trace 108 embedded or otherwise carried by the electrically insulative material 105.
  • the first electrical signal layer 1 02a can include a plurality of electrically conductive traces 108 carried by the electrically insulative material 105.
  • Each of the electrically conductive traces 108 can be configured as electrically conductive signal traces, or electrical signal traces.
  • the first electrical signal layer 102a can include first and second electrically conductive traces 108a and 108b that combine with each other to define a differential signal pair of electrically conductive traces.
  • the electrically conductive traces 108 can include any suitable electrically conductive material as desired, such as copper.
  • Each of the first and second electrical traces 108a and 108b can be elongate in the longitudinal direction L.
  • the first and second electrical traces 108a and 108b can be disposed in respective routing channels in the electrical signal layer 102a
  • the first and second electrically conductive traces 108a and 108b can further be centered about a corresponding first center line C1.
  • the first center line C1 can be referred to as a first center line.
  • the first center line C1 can extend along the longitudinal direction L.
  • the first and second electrically conductive traces 108a and 108b can be oriented parallel to the first center line C1.
  • the first and second electrically conductive traces 108a and 108b can be centered about the center line C1 with respect to the lateral direction A. That is, the center line C 1 can be disposed centrally between the first and second electrically conductive traces 108a and 108b with respect to the second direction of the first electrical signal layer 102a. Accordingly, the first center line C1 is equidistantly spaced form the first and second electrically conductive traces 108a and 108b along the lateral direction A.
  • the printed circuit board 100 can further include a plurality of ground vias G which can be understood to be electrically conductive ground vias, and a plurality signal vias S which can be understood to be electrically conductive signal vias. Select ones of the ground vias G and the signal vias S can be arranged in a respective at least one linear array 110.
  • the at least one linear array 100 can include a first linear array 110a and a second linear array 110b that is spaced from the first linear array 110a along the lateral direction A, such that the first center line C1 is disposed between the first and second linear arrays 110a and 110b along the lateral direction A.
  • the first center line C1 can be equidistantly spaced between the first linear array 110a and the second linear array 110b.
  • Each of the first and second linear arrays 110a and 110b can include at least one of the ground vias G and at least one of the signal vias S.
  • the printed circuit board 100 can include a first linear array 110a and a second linear array 110b
  • the plurality of ground vias G can include a first ground via 112a and a second ground via 112b.
  • the first linear array 110a can include the first ground via 112a.
  • the first linear array can further include the second ground via 112b that is aligned with the first ground via 112a along the longitudinal direction L.
  • the first linear array 110a can include a pair of ground vias 112a-b.
  • Each of the first and second ground vias 112a and 112b, respectively, may define a respective hole 117 that extends along the transverse direction T at least partially through the printed circuit board 100.
  • the holes 117 can extend into two or more of the electrically conductive layers 102 and the electrically insulative layers 106.
  • Each hole 117 can be at least partially plated, including fully plated, with an electrically conductive surface 120, such that each of the first and second ground vias 112a and 112b can be referred to as a plated through-hole.
  • each hole 117 can be partially filled with an electrically conductive material, such as metal.
  • each of the first and second ground vias 112a and 112b can be referred to as an electrically conductive via.
  • each hole 117 can have a size and shape that is configured to receive a respective one of a plurality of mounting portions of electrical ground contacts of the complementary electrical connector that is mounted to the printed circuit board 100.
  • the ground layer 102b can include an electrical conductive region that is defined by any suitable electrically conductive material 119, such as copper, that is in electrical communication with each of the first and second ground vias 112a and 112b.
  • the plurality of signal vias S can include a first signal via 114a and a second signal via 114b.
  • the first linear array 110a can further include the first signal via 114a.
  • the first linear array 110a can further include the second signal via 114b that is aligned with the first signal via 114a along the longitudinal direction L.
  • the first linear array 110a can include a pair of signal vias 114a-b.
  • Each of the first signal via 114a and the second signal via 114b each can be disposed between the first and second ground vias 112a and 112b, respectively, along the longitudinal direction L.
  • each of the first and second signal vias 114a and 114b can be aligned with the first and second ground vias 112a and 112b along the longitudinal direction L.
  • the pair of signal vias 114a-b the first linear array 110a can be equidistantly spaced between the first and second ground vias 112a and 112b.
  • the first linear array 110a can be centered with respect to the lateral direction A about a respective first array center line C2 that extends along the longitudinal direction L. Accordingly, the first array center line C2 can extend parallel to the first and second electrically conductive traces 108a and 108b, respectively.
  • the first and second signal vias 114a-b can, in combination, define a differential signal pair of signal vias configured to receive corresponding mounting portions of electrical signal contacts of a differential signal pair of the complementary electrical connector that is mounted to the printed circuit board 100.
  • the first and second signal vias 114a and 114b, respectively can each be single ended.
  • Each of the first and second electrically conductive via 114a and 114b, respectively, may define a respective hole 118 that extends along the transverse direction at least partially through the printed circuit board 100.
  • the holes 118 can extend into two or more of the electrically conductive layers 102 and the electrically insulative layers 106.
  • Each hole 118 can be at least partially plated, including fully plated, with a conductive surface 120, such that each of the first and second signal vias 114a and 114b can be referred to as a plated through-hole. Alternatively or additionally, each hole 118 can be partially filled with a conductive metal. Thus, each of the first and second signal vias 114a and 114b can be referred to as an electrically conductive via. Further, each hole 118 can have a size and shape that is configured to receive a respective one of a plurality of mounting portions of electrical signal contacts of the complementary electrical connector that is mounted to the printed circuit board 100. The first signal via 114a can be in electrical communication with the first electrically conductive trace 108a.
  • the second signal via 114b can be in electrical communication with the second electrically conductive trace 108.
  • the first electrically conductive layer 102a can include a first auxiliary electrically conductive trace that is electrically connected between the first signal via 114a and the first electrically conductive trace 108a.
  • the first electrically conductive layer 102a can include a second auxiliary electrically conductive trace that can be electrically connected between the second signal via 114b and the second electrically conductive trace 108b.
  • the first auxiliary electrically conductive trace can contact an electrically conductive surface of the plated-through-hole of the first signal via 114a.
  • the second auxiliary electrically conductive trace can contact an electrically conductive surface of the plated-through-hole of the second signal via 114b.
  • each of the first and second ground vias 112a-b and the first and second signal vias 114a-b of the first linear array 110a can be at least partially aligned with the first array center line C2.
  • each of the ground vias G and the signal vias S of the first linear array 110a can be fully aligned with the first array center line C2.
  • the first array center line C2 passes through each of the ground vias G and the signal vias S of the first linear array 110a.
  • the first array center line C2 passes centrally through each of the ground vias G and the signal vias S of the first linear array 110a.
  • the first linear array 110a can define any repeating pattern 138 of vias as desired along the longitudinal direction L, which can be referred to as a column direction.
  • the repeating pattern can be a G-S-S pattern, a G-S-S-G pattern, a G-S-G pattern, a S-G-S pattern, a S-S-G, a G-S pattern, or any suitable alternative pattern as desired.
  • each signal via 114 may also be understood as being surrounded by an anti-pad 116, which can be considered part of the above linear array patterns 138.
  • the plurality of ground vias G can include a third ground via 112c and a fourth ground via 112d.
  • the second linear array 110b can include the third ground via 112c.
  • the second linear array 110b can further include the fourth ground via 112d that is aligned with the third ground via 112c along the longitudinal direction L.
  • the second linear array 110b can include a pair of ground vias 112c-d.
  • Each of the third and fourth ground vias 112c and 112d, respectively, may define a respective hole 117 that extends along the transverse direction T at least partially through the printed circuit board 100.
  • the holes 117 can extend into two or more of the electrically conductive layers 102 and the electrically insulative layers 104.
  • Each hole 117 can be at least partially plated, including fully plated, with a conductive surface 120, such that each of the third and fourth ground vias 112c and 112d can be referred to as a plated through-hole. Alternatively or additionally, each hole 117 can be partially filled with a conductive metal. Thus, each of the third and fourth ground vias 112c and 112d can be referred to as an electrically conductive via. Further, each hole 117 can have a size and shape that is configured to receive a respective one of a plurality of mounting portions of electrical ground contacts of the complementary electrical connector that is mounted to the printed circuit board 100.
  • the electrically conductive material 119 of the ground layer 102b can be in electrical communication with each of the third and fourth ground vias 112c and 112d.
  • the electrically conductive material 119 can contact an electrically conductive surface of each of the respective plated-through-holes of the third and fourth ground vias 112c and 112d.
  • the electrically conductive material 119 of the ground layer 102b that is in electrical communication with the first and second ground vias 112a and 1 12b can further be in electrical communication with the electrically conductive material 119 of the ground layer 102b that is in electrical communication with the third and fourth ground vias 112c and 112d, or can be electrically isolated from electrically conductive material 119 of the ground layer 102b that is in electrical communication with the third and fourth ground vias 112c and 112d.
  • the plurality of signal vias S can include a third signal via 114c and a fourth signal via 114d.
  • the second linear array 110b can further include the third signal via 114c.
  • the second linear array 110b can further include the fourth signal via 114b that is aligned with the third signal via 114e along the longitudinal direction L.
  • the second linear array 110b can include a pair of signal vias 114c-d.
  • Each of the third signal via 114c and the fourth signal via 114d can be disposed between the third and fourth ground vias 112c and 112d, respectively, along the longitudinal direction L.
  • each of the third and fourth signal vias 114c and 114d can be aligned with the third and fourth ground vias 112a and 112b along the longitudinal direction L.
  • the pair of third and fourth signal vias 114c and 114d of the second linear array 110b can be equidistantly spaced between the third and fourth ground vias 112c and 112d.
  • the second linear array 110b can be centered with respect to the lateral direction A about a respective second array center line C3 that extends along the longitudinal direction L. Accordingly, the second array center line C3 can extend parallel to the first and second electrically conductive traces 108a and 108b, respectively.
  • the third and fourth signal vias 114c and 114d can combine to define a differential signal pair of signal vias configured to receive corresponding mounting portions of electrical signal contacts of a differential signal pair of the complementary electrical connector that is mounted to the printed circuit board 100.
  • the third and fourth signal vias 114c and 114d, respectively can each be single ended.
  • Each of the third and fourth electrically conductive via 114c and 114d, respectively, may define a respective hole 118 that extends along the transverse direction at least partially through the printed circuit board 100.
  • the holes 118 can extend into two or more of the electrically conductive layers 102 and the electrically insulative layers 104.
  • Each hole 118 can be at least partially plated, including fully plated, with a conductive surface 120, such that each of the third and fourth signal vias 114c and 114d can be referred to as a plated through-hole. Alternatively or additionally, each hole 118 can be partially filled with a conductive metal. Thus, each of the third and fourth signal vias 114c and 114d can be referred to as an electrically conductive via. Further, each hole 118 can have a size and shape that is configured to receive a respective one of a plurality of mounting portions of electrical signal contacts of the complementary electrical connector that is mounted to the printed circuit board 100.
  • the third signal via 114c can be in electrical communication with a corresponding third electrical trace of the electrical signal layer 102a
  • the fourth signal via 114d can be in electrical communication with a corresponding fourth electrical trace of the electrical signal layer 102a.
  • the third and fourth electrical traces can be configured as described above with respect to the first and second electrical traces.
  • each of the third and fourth ground vias 112c-d and the third and fourth signal vias 114c-d of the second linear array 110b can be at least partially aligned with the second array center line C3.
  • each of the ground vias G and the signal vias S of the second linear array 110b can be fully aligned with the second array center line C3.
  • the second array center line C3 passes through each of the ground vias G and the signal vias S of the second linear array 110b.
  • the second array center line C3 passes centrally through each of the ground vias G and the signal vias S of the second linear array 110b.
  • the second linear array 110a can define any repeating pattern 138 of vias as desired along the longitudinal direction.
  • the repeating pattern can be a G-S-S pattern, a G-S-S-G pattern, a G-S-G pattern, a S-G-S pattern, a S-S-G, a G-S pattern, or any suitable alternative pattern as desired.
  • each signal via 114 may also be understood as being surrounded by an anti-pad 116, which can be considered part of the above linear array patterns 138.
  • first and second linear arrays 110a-b may consecutive linear arrays 110.
  • Consecutive linear arrays 110 may be understood to be the next linear array beside a given linear array 110 along the lateral direction A, which may also be referred to as a row direction.
  • Consecutive linear arrays 110 may be spaced apart by a first distance D1.
  • Distance D1 may be referred to as the linear array pitch.
  • the linear array pitch D1 for printed circuit board 100 may be selected to match a corresponding card pitch of another electronic device.
  • the card pitch and the first distance D1 can be 2.8 mm.
  • a pair of traces 108 may be located between consecutive linear arrays 110.
  • the pair of traces 108 can define a differential pair as desired.
  • Each signal via 114 can be in electrical connection with one of the traces 108, and insulated with respect to electrical connection from the others of the electrical traces.
  • a single trace 108 may be located in between consecutive linear arrays 110.
  • the ground vias G and the signal vias S can be substantially circular as illustrated, though it will be appreciated that they can assume a wide variety of shapes.
  • Each hole 118 of the circular ground vias 112 and signal vias 114 may have a diameter which that extends in a plane that is normal to the transverse direction and is defined by the lateral direction A and longitudinal direction L and may define the area of each of the signal and ground vias S and G, respectively.
  • each signal and ground via S and G, respectively can have a respective volume defined as a product of their respective area and their respective thickness along transverse direction T.
  • the printed circuit board 100 can further include a plurality of anti-pads 116 that electrically isolate a respective ground layer 102b from respective ones of the signal vias S.
  • the ground layer 102b can define the anti-pads 116 that electrically isolate the electrically conductive material 119 of the ground layer 102b from the respective ones of the signal vias S.
  • each of the anti-pads 116 can be defined by a respective void 128 that is disposed in the electrically conductive material 119 of the ground layer 102b.
  • the void 128 can contain air or any suitable alternative dielectric or electrically insulative material.
  • the anti-pads 116 can prevent the electrically conductive material of the ground layer 102b from being placed in physical contact or otherwise from being placed in electrical communication with the electrically conductive surface of the respective ones of the signal vias S.
  • Each anti-pad 116 may be surrounded by the conductive material 119 of the respective conductive ground layer 102b that surrounds the void 128.
  • Each of the anti-pads 116 may be formed in a variety of ways.
  • the anti-pads 116 may be created by first forming the respective conductive layer, such as the ground layer 102b, and then removing a section of the ground layer 102b to create the respective void 128 through. The removing step can include the step of etching into the ground layer 102b or drilling into the ground layer 102b.
  • Each anti-pad 116 may have an area which extends along a plane that is normal to the transverse direction T.
  • the normal plane may extend along the lateral direction A and the longitudinal direction L.
  • the maximum area of each anti-pad 116 may be defined by the void 128 in the conductive material of the respective ground layer 102b that surrounds the anti-pad.
  • Each of the anti-pads 116 may also have a volume which may be defined by the product of the respective area and the thickness of the respective ground layer 102b in the transverse direction T.
  • a first anti-pad 116a of the plurality of anti-pads 116 can be at least partially aligned with the first array center line C2. Further, the first anti-pad can be fully aligned with the first array center line C2.
  • the first linear array 110a can include the first anti-pad.
  • each of the first and second signal vias 114a and 114b can be aligned with the first anti-pad 116a, such that the first anti-pad 116a electrically isolates each of the first and second signal vias 114a and 114b from the ground layer 102b.
  • the first anti-pad 116a can be said to be operatively coupled to each of the first and second signal vias 114a and 114b.
  • the first anti-pad 116a need not be aligned with the first and second vias 114a and 114b with respect to a direction that is perpendicular to the transverse direction T, the first anti-pad 116a can define an outer perimeter that is nevertheless said to surround the first and second vias 114a and 114b (for instance, with respect to a view along the transverse direction T).
  • a second anti-pad 116b of the plurality of anti-pads 116 can be at least partially aligned with the second array center line C3. Further, the second anti-pad 116b can be fully aligned with the second array center line C3.
  • the second linear array 110b can include the second anti-pad 116b.
  • each of the third and fourth signal vias 114c and 114d can be aligned with the second anti-pad 116b, such that the second anti-pad 116b electrically isolates each of the third and fourth signal vias 114c and 114d from the ground layer 102b.
  • the second anti-pad 116b can be said to be operatively coupled to each of the third and fourth signal vias 114c and 114d.
  • the second anti-pad 116b need not be aligned with the third and fourth vias 114c and 114d with respect to a direction that is perpendicular to the transverse direction T, the second anti-pad 116b can define an outer perimeter that nevertheless said to surround the third and fourth vias 114c and 114d (for instance, with respect to a view along the transverse direction T).
  • the anti-pads 116 may define a variety of shapes such as, for example, ovular as illustrated in Fig. 1 .
  • the anti-pads 116 can alternatively define a circular shape, though it should be appreciated that the anti-pads can alternatively be square, rectangular, or any suitable alternative shape as desired.
  • each of the first and second signal vias 114a and 114b can be aligned with respective ones of the anti-pads 116 that are spaced from each other, for instance along the longitudinal direction L.
  • at least one of the first and second signal vias 114a and 114b can be aligned with an anti-pad.
  • the first and second signal vias 114a and 114b can be aligned with a common one of the anti-pads 116 as illustrated in Fig. 1 , or the first and second signal vias 114a and 114b can be aligned with respective separate ones of the anti-pads 116 that are spaced from each other as illustrated in Fig. 3 .
  • at least one of the first and second signal vias 114a and 114b can be surrounded by an outer perimeter of an antipad (for instance, with respect to a view along the transverse direction T).
  • Each of the first and second signal vias 114a and 114b can be surrounded by a perimeter of a single common one of the anti-pads 116 as illustrated in Fig. 1 , or the first and second signal vias 114a and 114b can be surrounded by respective perimeters of separate ones of the anti-pads 116 that are spaced from each other as illustrated in Fig. 3 .
  • each of the third and fourth signal vias 114c and 114c can be aligned with respective ones of the anti-pads 116 that are spaced from each other, for instance along the longitudinal direction L.
  • at least one of the third and fourth signal vias 114c and 114d can be aligned with an anti-pad (for instance with respect to a view along the transverse direction T)
  • the third and fourth signal vias 114c and 114d can be aligned with a common one of the anti-pads 116 as illustrated in Fig.
  • the third and fourth signal vias 114c and 114d can be aligned with respective separate ones of the anti-pads 116 that are spaced from each other as illustrated in Fig. 3 .
  • at least one of the third and fourth signal vias 114c and 114d can be surrounded by an outer perimeter of an antipad (for instance, with respect to a view along the transverse direction T).
  • Each of the third and fourth signal vias 114c and 114d can be surrounded by a perimeter of a single common one of the anti-pads 116 as illustrated in Fig. 1
  • the third and fourth signal vias 114c and 114d can be surrounded by respective perimeters of separate ones of the anti-pads 116 that are spaced from each other as illustrated in Fig. 3 .
  • the printed circuit board 100 may further include at least one group 136 of at least one ground isolation vias, denoted by "g.”
  • the printed circuit board 100 can include a first group 136a of at least one ground isolation via g such as a plurality of ground isolation vias g.
  • the printed circuit board 100 can further include a second group 136b of at least one ground isolation via g such as a plurality of ground isolation vias g.
  • Each of the ground isolation vias g can be configured as an electrically conductive ground isolation via g.
  • each of the electrically conductive ground isolation vias g can define a respective hole 134 that extends along the transverse direction T at least into or through the one or more of the conductive layers 102a and 102b, and at least into or through the one or more of the electrically insulative layers 106a and 106b.
  • Each of the holes 134 can be at least partially plated, including fully plated, with a conductive surface 120, such that each of the holes 134 can be referred to as a plated through-hole.
  • each hole 117 can be partially filled with a conductive metal.
  • each of the ground isolation vias g can be referred to as an electrically conductive via.
  • each of the ground isolation vias g can define a size and /shape that is unable to receive or not intended to receive the mounting portions of the electrical ground contacts of the complementary electrical connector that is mounted to the printed circuit board 100.
  • the ground isolation vias g can be positioned so as to be out of alignment with the mounting portions of the electrical contacts (including ground and signal contacts) of the complementary electrical connector that is mounted to the printed circuit board in a manner such that the mounting portions of the electrical signal contacts are received by respective ones of the signal vias S, and the mounting portions of the electrical ground contacts are received by respective ones of the ground vias G.
  • the holes 134 of each of the ground isolation vias g may be of a cross-sectional dimension along a plane defined by the longitudinal and lateral directions, such as a diameter, that is smaller than the holes 117 of the ground vias 112.
  • each of the ground isolation vias g may be of a cross-sectional dimension along the plane defined by the longitudinal and lateral directions, such as a diameter, that is smaller than the holes 118 of the ground vias 112. It should be appreciated, however, that the cross-sectional dimensions of the holes 134 can be as desired, for instance equal to those of one or both of the ground vias 112 or the signal vias 114. Because the ground isolation vias g are not intended to receive a mounting portion of an electrical contact of the complementary electrical connector that is mounted to the printed circuit board 100, the ground isolation vias g can also be referred to as unused ground vias, or merely as an unused ground.
  • the first group 136a of ground isolation vias g can include three of the ground isolation vias g.
  • the ground isolation vias g of the first group 136a can be arranged such that the first group 136 is substantially linear.
  • the first group 136a of ground isolation vias g can be elongated in the longitudinal direction L, parallel to signal vias 114a, 114b.
  • the first group 136a of ground isolation vias g can be parallel to the electrical traces 108a-b.
  • the first group 136a can be centered about a first group center line C4 that extends in the longitudinal direction.
  • each of the ground isolation vias g of the first group 136a can be at least partially aligned with center line C4 that passes through the ground isolation vias.
  • each of the ground isolation vias g of the first group 136a can be fully aligned with the first group center line C4 that passes through the center of the ground isolation vias g.
  • the second group 136b of ground isolation vias g can include three of the ground isolation vias g.
  • the ground isolation vias g of the second group 136b can be arranged such that the second group 136b is substantially linear.
  • the second group 136b of ground isolation vias g can be elongated in the longitudinal direction L, parallel to signal vias 114c, 114d.
  • the second group 136b of ground isolation vias g can be parallel to the electrical traces 108a-b.
  • the second group 136b can be centered about a second group center line C5 that extends in the longitudinal direction L.
  • each of the ground isolation vias g of the second group 136b can be at least partially aligned with the second group center line C5 that passes through the ground isolation vias g.
  • each of the ground isolation vias g of the second group 136b can be fully aligned with the second group center line C5 that passes through the center of the ground isolation vias g.
  • one or more groups 136 of ground isolation vias g may be disposed along one or both of center lines C4 and C5.
  • the printed circuit board 100 can include one or more additional groups 136 of ground isolation vias g disposed along respective group center lines.
  • the ground isolation vias g can be positioned so as to be out of alignment with the mounting portions of the electrical contacts (including ground and signal contacts) of the complementary electrical connector that is mounted to the printed circuit board in a manner such that the mounting portions of the electrical signal contacts are received by respective ones of the signal vias S, and the mounting portions of the electrical ground contacts are received by respective ones of the ground vias G.
  • the first group centerline C4 of the first group 136a of ground isolation vias g may be positioned adjacent to the first array centerline C2 of the first linear array 110a along the lateral direction A, and can be spaced from the first array centerline C2 by a distance less than or greater than the card pitch of the complementary connector.
  • the first group centerline C4 can be spaced from the first array centerline C2 along the lateral direction A by a distance that is not an integer multiple of the card pitch of the complementary connector.
  • the second group centerline C5 of the second group 136b of ground isolation vias g may be positioned adjacent to the second array centerline C3 of the first linear array 110a along the lateral direction A, and can be spaced from the second array centerline C3 by a distance less than or greater than the card pitch of the complementary connector.
  • the second group centerline C5 can be spaced from the second array centerline C3 along the lateral direction A by a distance that is not an integer multiple of the card pitch of the complementary connector.
  • At least one group 136 of ground isolation vias g aligned along a respective group center line, in combination with at least one electrical trace 108, including a differential pair of electrical traces 108, can be located between consecutive ones of the first and second linear arrays 110a and 110b with respect to the lateral direction A. Stated differently, consecutive ones of the first and second linear arrays 110a and 110b can be separated by at least one group of ground isolation vias 136 and at least one electrical signal trace, including a differential pair of traces 108, along the lateral direction A.
  • consecutive ones of the first and second linear arrays 110a and 100b that each contain one or more ground vias 112 and one or more signal vias 114, including the respective antipads, arranged in, for example, the repeating linear array pattern 138 may be separated by at least one group 136 of ground isolation vias g aligned along a respective group center line, and at least one electrical trace 108 such as a differential pair of electrical traces 108 along the lateral direction A.
  • the reference line when moving along a straight reference line oriented in the lateral direction A from the first linear array 110a toward the second linear array 110b, the reference line can cross, in sequence, the first linear array 110a; at least one electrical trace 108 such as a differential pair of electrical traces 108; and a group 136 of ground isolation vias g, and the second linear array 110b.
  • This pattern may repeat along the lateral direction A, for instance from the second linear array 110b toward another first linear array 110a.
  • the reference line when moving along a straight reference line oriented in the lateral direction A from the second linear array 110b to the first linear array 110a, the reference line can cross, in sequence, the second linear array 110b, a group 136 of ground isolation vias g, at least one electrical trace 108 such as a differential pair of traces 108, and the first linear array 110a.
  • This pattern may repeat along the lateral direction A.
  • the printed circuit board 100 can define a region 140 that is located between one of the linear arrays 110 and at least one electrical trace 108.
  • the region 140 can be located between the first linear array 110a, and at least one electrical trace 108, such as the differential pair of signal traces 108 along the lateral direction A.
  • the region 140 can be devoid of ground isolation vias g.
  • the printed circuit board 100 can include one or more ground isolation vias g in the region 140.
  • the region 140 can extend along a lateral dimension along the lateral direction A between the first linear array 110a and the at least one electrical trace 108, and can further extend along a longitudinal dimension in the longitudinal direction so as to define a rectangular area defined by the lateral dimension and the longitudinal dimension.
  • the region 140 may define an area extending between anti-pads 116a of the first linear array 110a and the differential signal traces 108 along the lateral direction A that can be devoid of ground isolation vias g, or can include at least one ground isolation via g.
  • the printed circuit board 100 may further be understood to contain a region 142 located between one or more groups 136 of ground isolation vias g, arranged along a respective group center line, and one of the linear arrays 110.
  • the region 142 can be disposed between the second group 136b of ground isolation vias g and the second linear array 100b along the lateral direction A.
  • the region 142 can define an area that can be defined by a longitudinal dimension along the longitudinal direction L, and a lateral dimension along the lateral direction between the second group 136b of ground isolation vias g and the second linear array 100b.
  • region 142 may define an area extending between anti-pads of the second linear array 110b and the second group 136b of ground isolation vias g along the lateral direction A.
  • the region 142 can be devoid of electrical signal traces.
  • the first center line C1 can be spaced from the first array center line C2 a second distance D2 along the lateral direction.
  • the second group center line C5 of the second group 136b of ground isolation vias g can be spaced from the first center line C1 by a third distance D3 along the lateral direction A.
  • the second array center line C3 of the second linear array 110b may be spaced from second group center line C5 of the second group 136b of ground isolation vias g by a fourth distance D4 along the lateral direction.
  • the second distance D2 can be greater than the third distance D3.
  • the fourth distance D4 can be greater than the third distance D3.
  • the second distance D2 can be equal to or different than the fourth distance D4.
  • the printed circuit board can define a sixth centerline C6 that is located midway between the first array center line C2 and the second array center line C3.
  • the sixth center line C6 extends in the longitudinal direction L.
  • the sixth center line C6 can be offset with respect to the first center line C1 along the lateral direction.
  • the second distance D2 can be greater than or less than half of the first distance D1 such that center line C1 is not aligned with centerline C6.
  • the sixth centerline C6 may be located a distance equal to one half of the first distance D1 from both of the first and second group centerlines C2 and C3.
  • the electrical traces 108 can be said to be routed asymmetrically with respect to the sixth centerline C6.
  • the electrical traces can be said to be routed asymmetrically with respect to one or both of the first and second linear arrays 110a and 110b and their respective first and second array centerlines C2 and C3.
  • each group 136 of ground isolation vias g can be at least partially or fully aligned with a respective linear array pattern 138 along the lateral direction A.
  • a group 136 of ground isolation vias g can be fully aligned with a linear array pattern 138 when, for example, respective lines extending in the lateral direction A through the center of each of the respective ground isolation vias g extend through the respective linear array pattern 138.
  • Fig. 1 illustrates that illustrates respective linear array pattern 138.
  • the first group 136a of ground isolation vias g is fully aligned with the G-S-S-G pattern 138 of the first linear array 110a because a straight line extending centrally through each of the ground isolation vias g along the lateral direction A intersects the respective first group center line C2 at the linear array pattern 138.
  • At least a select one of the ground isolation vias g of the first group 136a can be disposed between the first and second signal vias 114a and 114b of the first linear array 110a with respect to the longitudinal direction.
  • the select one of the ground isolation vias g can be a middle one of the ground isolation vias g of the first group 136a with respect to the longitudinal direction L.
  • At least a pair of the ground isolation vias g of the first group 136a can be positioned such that each of the first and second signal vias 114a and 114b are disposed between the pair of the ground isolation vias g of the first group 136a with respect to the longitudinal direction L.
  • the pair of the ground isolation vias g of the first group 136a can be outermost ones of the ground isolation vias g of the first group 136a with respect to the longitudinal direction L.
  • the second group 136b of ground isolation vias g is fully aligned with the G-S-S-G pattern 138 of the second linear array 110b because a straight line extending centrally through each of the ground isolation vias g along the lateral direction A intersects the respective second group center line C3 at the linear array pattern 138.
  • At least a select one of the ground isolation vias g of the second group 136b can be disposed between the third and fourth signal vias 114c and 114d of the second linear array 110b with respect to the longitudinal direction.
  • the select one of the ground isolation vias g can be a middle one of the ground isolation vias g of the second group 136b with respect to the longitudinal direction L.
  • At least a pair of the ground isolation vias g of the second group 136b can be positioned such that each of the third and fourth signal vias 114c and 114d are disposed between the pair of the ground isolation vias g of the second group 136b with respect to the longitudinal direction L.
  • the pair of the ground isolation vias g of the second group 136b can be outermost ones of the ground isolation vias g of the second group 136b with respect to the longitudinal direction L.
  • one of the outermost ones of the ground isolation vias g of the first group 136a can be aligned with one of the outermost ones of the ground isolation vias g of the second group 136b, while the opposed outermost ones of the ground vias g of each of the first and second groups 136a and 136b is out of alignment with all of the vias of the other of the first and second groups 136a and 136b along the lateral direction A.
  • the opposed outermost ones of the ground isolation vias g of each of the first and second groups 136a and 136b is offset from all ground isolation vias of the other of the first and second groups 136a and 136b with respect to the longitudinal direction L.
  • ground isolation vias g of each of the groups 136 can be equally spaced from each other along the longitudinal direction L.
  • the ground isolation vias g of each of the groups 136 can be variably spaced from each other along the longitudinal direction L, but operatively associated with a respective one of the linear arrays 100, or linear array patterns 138.
  • individual linear array patterns 138 from the first linear array 110a may be fully or partially aligned with individual linear array patterns 138 from the second linear array 110b.
  • respective straight lines extending in the lateral direction A can extend through the center of each respective ground via 112 and signal via 114 in the linear array patterns 138 of each of the linear arrays 110a and 110b.
  • the linear array pattern 138 of the first linear array 110a is partially aligned with the linear array pattern 138 of the second linear array 110b.
  • Partial alignment may occur when less than all of the lines extending in the lateral direction A through the center of each respective ground via 112 and signal via 114 of the linear array pattern 138 of the first linear array 110a extends through the center of each of respective ground via 112 and signal via 114 of the linear array pattern 138 of the second linear array 110b.
  • the groups 136 of ground isolation vias g positioned as described above define a Faraday shield that prevents crosstalk between differential signal pairs that are spaced from each other along the lateral direction A. Further, the positioning of one or more groups 136 of ground isolation vias g along a single line, such as the second group 136b of ground isolation along the second group center line C5, can be sufficient to mitigate cross talk while providing more area between linear arrays 110 with respect to the prior art. The increased area allows the electrical traces to extend along respective paths that achieve zero skew routing.
  • ground isolation vias g can be of the same size as the ground vias 112 (instead of being smaller), and/or ground isolation vias g can be spaced further away from the signal trace(s) 108 to minimize impedance discontinuity that can be caused by having placing the isolation vias g too close to the signal trace(s) 108.
  • the ground isolation vias can g also be spaced further from antipads to improve PCB manufacturability.
  • a method for reducing crosstalk in a printed circuit board.
  • the method can include the steps of 1) routing a first electrical signal trace along a first direction, 2) disposing an electrically conductive layer below the first electrical signal trace along a second direction that is perpendicular to the first direction, the electrically conductive layer extending along a plane that is normal to the second direction, 3) spacing at least one electrically conductive signal via from at least one electrically conductive ground via along the first direction in a first linear array, 4) spacing at least one electrically conductive signal via and at least one electrically conductive ground via along the first direction in a second linear array that is spaced from the first linear array along a third direction that is perpendicular to the first direction and the second direction, such that the first linear array and the second linear array are consecutive linear arrays along the third direction, and the first electrical signal trace is disposed between the first and second linear arrays with respect to the third direction, and 5) placing a group of ground isolation vias arranged along the first direction,
  • a method for reducing crosstalk in a printed circuit board can include the step of providing a printed circuit board, such as printed circuit board 100 as described in connection with Figs. 1A-2B .
  • the method may further include the step of mounting a complementary electrical component to the printed circuit board such that (1) a mounting portion of an electrical signal contact of the complementary electrical connector is inserted into one of the electrically conductive signal vias, (2) a mounting portion of a ground contact of the complementary electrical connector is inserted into one of the electrically conductive ground vias, and (3) no mounting portions of electrical contacts of the complementary electrical is aligned with any of the ground isolation vias.
  • the ground isolation vias remains unused by the complementary electrical connector.
  • the printed circuit board 100 can be constructed as described in Fig. 1 or Fig. 3 .
  • Fig. 1 can illustrate a first section 100a of the printed circuit board 100
  • Fig. 3 can illustrated a second section 100b of the printed circuit board 100 that is positioned below the first section 100a along the transverse direction T.
  • the first and second sections 100a and 100b can be arranged consecutively with respect to each other, such that the printed circuit board 100 is devoid of additional layers disposed between the first and second sections 100a and 100b along the transverse direction T.
  • the first electrically conductive layer 102a of the second section 100b can be disposed immediately adjacent the second insulative layer 1 06b of the first section 100a.
  • the second insulative layer 106b of the first section 100a can be disposed between the second electrically conductive layer 102b of the first section 100a and the first electrically conductive layer 102a of the second section 100b.
  • the printed circuit board 100 can include one or more additional layers disposed between the first and second layers 100a and 100b along the transverse direction T.
  • the first electrically conductive layer 1 02a of the first section 100a can be referred to as an upper electrically conductive layer
  • the second electrically conductive layer 102b of the first section 100a and the first electrically conductive layer 102a of the second section 100b can be referred to as middle electrically conductive layers
  • the second electrically conductive layer 102b of the second section 100b can be referred to as a lower electrically conductive layer.
  • the first and second linear arrays 110a and 110b of the section 100b can be referred to as third and fourth linear arrays of the printed circuit board 100.
  • the first center lines C1 of the first and second sections 100a and 100b can be aligned with each other along the transverse direction T, such that a plane defined by the transverse direction T and the longitudinal direction L can pass through each of the first center lines C1 of the first and second sections 100a and 100b.
  • a portion up to all of each of the first center lines C1 of the first and second sections 100a and 100b can be offset from the other of the first center lines C1 of the first and second sections 100a and 100b along the lateral direction A.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Business, Economics & Management (AREA)
  • Theoretical Computer Science (AREA)
  • Educational Technology (AREA)
  • Educational Administration (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Algebra (AREA)
  • Electromagnetism (AREA)
  • Structure Of Printed Boards (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing & Machinery (AREA)
  • Entrepreneurship & Innovation (AREA)

Claims (15)

  1. Eine gedruckte Leiterplatte (100, 300), umfassend:
    zumindest eine elektrische Signalspur (108, 308), die sich entlang einer ersten Richtung (L) erstreckt;
    eine elektrisch leitfähige Masseschicht (102b), die unter der ersten elektrischen Signalspur (108, 308) entlang einer zweiten Richtung (T) angeordnet ist, die senkrecht zur ersten Richtung (L) ist, wobei sich die elektrisch leitfähige Masseschicht (102b) entlang einer Ebene erstreckt, die normal zur zweiten Richtung (T) ist;
    ein erstes lineares Array (110a), das zumindest eine elektrisch leitfähige Signal-Durchkontaktierung (S) und zumindest eine elektrisch leitfähige Masse-Durchkontaktierung (G) beinhaltet, wobei das erste lineare Array (110a) entlang der ersten Richtung (L) ausgerichtet ist;
    ein zweites lineares Array (110b), das zumindest eine elektrisch leitfähige Signal-Durchkontaktierung (S) und zumindest eine elektrisch leitfähige Masse-Durchkontaktierung (G) beinhaltet, wobei das zweite lineare Array (110b) entlang der ersten Richtung (L) ausgerichtet ist, wobei das zweite lineare Array (110b) von dem ersten linearen Array (110a) entlang einer dritten Richtung (A), die in Bezug auf jede der ersten (L) und zweiten Richtungen (T) senkrecht ist, beabstandet ist und auf das erste lineare Array (110a) folgt, wobei die zumindest eine elektrische Signalspur (108, 308) zwischen dem ersten (110a) und zweiten linearen Array (110b) in Bezug auf die dritte Richtung (A) angeordnet ist, und gekennzeichnet durch zumindest eine Gruppe (136b) von Masseisolationsdurchkontaktierungen (g), die entlang der ersten Richtung (L) ausgerichtet ist, wobei die zumindest eine Gruppe (136b) von Masseisolationsdurchkontaktierungen (g) zwischen der ersten elektrischen Signalspur (108, 308) und dem zweiten linearen Array (110b) in Bezug auf die dritte Richtung (A) angeordnet ist.
  2. Die gedruckte Leiterplatte (100, 300) nach Anspruch 1, wobei die zumindest eine elektrische Signalspur (108, 308) eine erste elektrische Signalspur (108a) ist, wobei die gedruckte Leiterplatte (100, 300) ferner eine zweite elektrische Signalspur (108b) aufweist, die sich entlang der ersten Richtung (L) parallel zu dem ersten elektrischen Signal erstreckt, wobei die erste elektrische Signalspur (108a) und die zweite elektrische Signalspur (108b) zusammen ein Differentialpaar von elektrischen Signalspuren (108) definieren, vorzugsweise wobei das Differentialpaar von elektrischen Signalspuren (108) in einer Ebene angeordnet ist, die von der elektrisch leitfähigen Masseschicht (102b) beabstandet ist.
  3. Die gedruckte Leiterplatte (100, 300) nach Anspruch 1, wobei die elektrisch leitfähigen Masse-Durchkontaktierungen (G) der linearen Arrays andere Radien aufweisen als die Masseisolationsdurchkontaktierungen (g).
  4. Gedruckte Leiterplatte (100, 300) nach Anspruch 1, wobei das erste lineare Array (110a) von dem zweiten linearen Array (110b) um einen ersten Abstand (D1) entlang der dritten Richtung (A) beabstandet ist, wobei der erste Abstand (D1) einen linearen Array-Abstand der gedruckten Leiterplatte (100, 300) definiert.
  5. Die gedruckte Leiterplatte (100, 300) nach Anspruch 4, wobei die zumindest eine elektrische Signalspur (108, 308) in einem zweiten Abstand (D2) von dem ersten linearen Array (110a) entlang der dritten Richtung (A) beabstandet ist, die zumindest eine elektrische Signalspur (108, 308) in einem dritten Abstand (D3) von der zumindest einen Gruppe (136b) von Masseisolationsdurchkontaktierungen (g) entlang der dritten Richtung (A) angeordnet ist, die zumindest eine Gruppe (136b) von Masseisolationsdurchkontaktierungen (g) in einem vierten Abstand (D4) von dem zweiten linearen Array (110b) entlang der dritten Richtung (A) angeordnet ist, und jeder der zweiten (D2) und vierten Abstände (D4) größer als der dritte Abstand (D3) ist.
  6. Die gedruckte Leiterplatte (100, 300) nach Anspruch 5, wobei der zweite Abstand (D2) gleich dem vierten Abstand (D4) ist oder wobei der erste Abstand (D1) größer als der vierte Abstand (D4) ist.
  7. Die gedruckte Leiterplatte (100, 300) nach Anspruch 1, wobei die elektrisch leitfähigen Masse-Durchkontaktierungen (G) an äußeren Enden des linearen Arrays angeordnet sind und wobei die elektrisch leitfähigen Signalkontakte (S) in einem inneren Abschnitt des linearen Arrays angeordnet sind.
  8. Die gedruckte Leiterplatte (100, 300) nach Anspruch 5, wobei die Masseisolationsdurchkontaktierung (g) nicht mit allen Befestigungsabschnitten von elektrischen Kontakten eines komplementären elektrischen Verbinders ausgerichtet ist, der in der gedruckten Leiterplatte (100, 300) befestigt ist.
  9. Die gedruckte Leiterplatte (100, 300) nach Anspruch 8, wobei die elektrisch leitfähige Masse-Durchkontaktierung (G) in einem vierten Abstand von dem ersten linearen Array (110a) entlang der dritten Richtung (A) angeordnet ist, und wobei der vierte Abstand kleiner als der Plattenabstand des komplementären Verbinders ist.
  10. Die gedruckte Leiterplatte (100, 300) nach Anspruch 1, ferner umfassend:
    einen ersten Bereich (140) ohne Masse-Durchkontaktierungen, wobei der erste Bereich (140) zwischen dem ersten linearen Array (110a) und der zumindest einen elektrischen Signalspur (108, 308) entlang der dritten Richtung (A) angeordnet ist; und einen zweiten Bereich (142) ohne elektrische Signalspuren (108, 308), wobei der zweite Bereich (142) zwischen der zweiten linearen Anordnung (110b) und der zumindest einen Gruppe (136b) von Masseisolationsdurchkontaktierungen (g) entlang der dritten Richtung (A) definiert ist.
  11. Die gedruckte Leiterplatte (100, 300) nach Anspruch 1, wobei die zumindest eine Signalspur (108, 308) asymmetrisch mit Bezug auf eine Mittellinie (C6) angeordnet ist, die äquidistant zwischen dem ersten linearen Array (110a) und dem zweiten linearen Array (110b) beabstandet ist, wobei sich die Mittellinie (C6) entlang der ersten Richtung (L) erstreckt.
  12. Die gedruckte Leiterplatte (100, 300) nach Anspruch 1, wobei die erste lineare Anordnung (110a) ein Differentialpaar (114a, 114b) von elektrisch leitfähigen Signaldurchkontaktierungen (S) beinhaltet, und die zweite lineare Anordnung (110b) ein Differentialpaar (114c, 114d) von elektrisch leitfähigen Signaldurchkontaktierungen (S) beinhaltet.
  13. Die gedruckte Leiterplatte (100, 300) nach Anspruch 12, wobei die zumindest eine elektrische Signalspur (108, 308) ein Differentialpaar von elektrischen Signalspuren (108, 308) umfasst, die elektrisch mit den entsprechenden Signaldurchkontaktierungen (S) des Differentialsignalpaares des ersten linearen Arrays (110a) gekoppelt sind.
  14. Ein Verfahren zur Verringerung des Übersprechens in einer gedruckten Leiterplatte (100, 300), wobei das Verfahren die folgenden Schritte umfasst:
    Führen einer ersten elektrischen Signalspur (108, 308) entlang einer ersten Richtung (L);
    Anordnen einer elektrisch leitfähigen Schicht (102b) unter der ersten elektrischen Signalspur (108, 308) entlang einer zweiten Richtung (T), die senkrecht zu der ersten Richtung (L) verläuft, wobei sich die elektrisch leitfähige Schicht (102b) entlang einer Ebene erstreckt, die normal zu der zweiten Richtung (T) ist;
    Beabstanden zumindest einer elektrisch leitfähigen Signal-Durchkontaktierung (S) von zumindest einer elektrisch leitfähigen Masse-Durchkontaktierung (G) entlang der ersten Richtung (L) in einem ersten linearen Array (110a);
    Beabstanden zumindest einer elektrisch leitfähigen Signal-Durchkontaktierung (S) und zumindest einer elektrisch leitfähigen Masse-Durchkontaktierung (G) entlang der ersten Richtung (L) in einem zweiten linearen Array (110b), das von dem ersten linearen Array (110a) entlang einer dritten Richtung (A) beabstandet ist, die senkrecht zu der ersten Richtung (L) und der zweiten Richtung (T) ist, so dass das erste lineare Array (110a) und das zweite lineare Array (110b) aufeinanderfolgende lineare Arrays entlang der dritten Richtung (A) sind, und die erste elektrische Signalspur (108, 308) zwischen dem ersten (110a) und dem zweiten linearen Array (110b) in Bezug auf die dritte Richtung (A) angeordnet ist; und
    Platzieren einer Gruppe (136b) von Masseisolationsdurchkontaktierungen (g), die entlang der ersten Richtung (L) angeordnet sind, wobei die Gruppe (136b) der Masseisolationsdurchkontaktierungen (g) zwischen der ersten elektrischen Signalspur (108, 308) und dem zweiten linearen Array (110b) angeordnet ist.
  15. Das Verfahren zur Verringerung des Übersprechens in einer gedruckten Leiterplatte (100, 300) nach Anspruch 14, wobei das Verfahren den folgenden Schritt umfasst:
    Befestigen eines komplementären elektrischen Verbinders an der gedruckten Leiterplatte (100, 300), so dass (1) ein Befestigungsabschnitt eines elektrischen Signalkontakts des komplementären elektrischen Verbinders in eine der elektrisch leitfähigen Signal-Durchkontaktierungen (S) eingeführt wird, (2) ein Befestigungsabschnitt eines Massekontakts des komplementären elektrischen Verbinders in eine der elektrisch leitfähigen Masse-Durchkontaktierungen (G) eingeführt wird, und (3) keine Befestigungsabschnitte der elektrischen Kontakte des komplementären elektrischen Verbinders mit irgendeiner der Massesolationsdurchkontaktierungen (g) ausgerichtet sind.
EP14745727.9A 2013-01-29 2014-01-28 Leiterplatte mit versetztem differentiellem signalwegrouting Active EP2952074B1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201361758255P 2013-01-29 2013-01-29
US14/164,320 US9544992B2 (en) 2013-01-29 2014-01-27 PCB having offset differential signal routing
PCT/US2014/013284 WO2014120640A1 (en) 2013-01-29 2014-01-28 Pcb having offset differential signal routing

Publications (3)

Publication Number Publication Date
EP2952074A1 EP2952074A1 (de) 2015-12-09
EP2952074A4 EP2952074A4 (de) 2016-11-23
EP2952074B1 true EP2952074B1 (de) 2020-05-20

Family

ID=51221714

Family Applications (1)

Application Number Title Priority Date Filing Date
EP14745727.9A Active EP2952074B1 (de) 2013-01-29 2014-01-28 Leiterplatte mit versetztem differentiellem signalwegrouting

Country Status (5)

Country Link
US (1) US9544992B2 (de)
EP (1) EP2952074B1 (de)
JP (1) JP6556633B2 (de)
CN (2) CN109327955B (de)
WO (1) WO2014120640A1 (de)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104202905A (zh) * 2014-09-28 2014-12-10 浪潮(北京)电子信息产业有限公司 一种pcb及其布线方法
WO2016081855A1 (en) 2014-11-21 2016-05-26 Amphenol Corporation Mating backplane for high speed, high density electrical connector
US9769926B2 (en) * 2015-04-23 2017-09-19 Dell Products L.P. Breakout via system
US10038281B2 (en) * 2015-08-13 2018-07-31 Intel Corporation Pinfield crosstalk mitigation
US9958931B2 (en) * 2016-02-22 2018-05-01 The Joan and Irwin Jacobs Technion-Cornell Institute Techniques for self-tuning of computing systems
WO2017155997A1 (en) 2016-03-08 2017-09-14 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10201074B2 (en) 2016-03-08 2019-02-05 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
CN105704913B (zh) * 2016-04-22 2018-09-04 浪潮电子信息产业股份有限公司 一种via部署方法和装置
CN106132114A (zh) * 2016-06-28 2016-11-16 广东欧珀移动通信有限公司 Pcb板及其制造方法和具有其的移动终端
CN106304664A (zh) * 2016-08-25 2017-01-04 悦虎电路(苏州)有限公司 一种hdi线路板的盲孔布线方法
CN108076580B (zh) * 2016-11-15 2021-01-22 中兴通讯股份有限公司 一种隔离信号过孔间串扰的方法及装置
US20180276176A1 (en) * 2017-03-23 2018-09-27 Intel Corporation Peripheral component interconnect express (pcie) compliant through-hole and press-fit connector
CN107155258B (zh) * 2017-04-25 2019-05-10 安徽宏鑫电子科技有限公司 一种不对称过孔印制电路板
CN109246926A (zh) * 2017-07-10 2019-01-18 中兴通讯股份有限公司 一种pcb布设方法及装置
US10394996B2 (en) 2017-08-02 2019-08-27 International Business Machines Corporation Via array placement on a printed circuit board outline
CN107734828B (zh) * 2017-09-14 2019-12-17 苏州浪潮智能科技有限公司 一种pcb板差分信号线布线结构及布线方法
CN112117605B (zh) * 2017-09-29 2022-03-11 中航光电科技股份有限公司 一种连接器及其信号传输结构
CN109600906A (zh) * 2017-09-30 2019-04-09 中航光电科技股份有限公司 一种连接器及信号传输单元
KR102475701B1 (ko) 2017-12-15 2022-12-09 삼성전자주식회사 차동 비아 구조물, 이를 구비하는 회로기판 및 이의 제조방법
US10477672B2 (en) * 2018-01-29 2019-11-12 Hewlett Packard Enterprise Development Lp Single ended vias with shared voids
US11178751B2 (en) * 2018-03-16 2021-11-16 Dell Products L.P. Printed circuit board having vias arranged for high speed serial differential pair data links
US10299370B1 (en) * 2018-03-21 2019-05-21 Dell Products L.P. Differential trace pair system
WO2019204686A1 (en) 2018-04-19 2019-10-24 The Research Foundation For The State University Of New York Solderless circuit connector
WO2019241107A1 (en) 2018-06-11 2019-12-19 Amphenol Corporation Backplane footprint for high speed, high density electrical connectors
US10522949B1 (en) * 2018-08-08 2019-12-31 Qualcomm Incorporated Optimized pin pattern for high speed input/output
KR102643449B1 (ko) * 2018-09-25 2024-03-06 몰렉스 엘엘씨 커넥터, 및 표면 접지 평면을 갖는 인쇄 회로 보드
CN110829069B (zh) * 2018-11-01 2023-07-18 富士康(昆山)电脑接插件有限公司 连接器及其组合
CN109451659A (zh) * 2018-12-18 2019-03-08 广东浪潮大数据研究有限公司 一种pcb板
CN111367727B (zh) * 2018-12-25 2023-11-17 中兴通讯股份有限公司 连接器结构，时延差的计算方法及装置
US10971450B2 (en) * 2019-01-17 2021-04-06 Avago Technologies International Sales Pte. Limited Hexagonally arranged connection patterns for high-density device packaging
WO2020236794A1 (en) 2019-05-20 2020-11-26 Amphenol Corporation High density, high speed electrical connector
CN110324962B (zh) * 2019-07-18 2020-09-18 广州兴森快捷电路科技有限公司 降低pcb差分线插入损耗的方法
CN115315855A (zh) 2020-01-27 2022-11-08 安费诺有限公司 具有高速安装接口的电连接器
US11637403B2 (en) 2020-01-27 2023-04-25 Amphenol Corporation Electrical connector with high speed mounting interface
WO2021193092A1 (ja) * 2020-03-25 2021-09-30 京セラ株式会社 配線基板
CN112420648B (zh) * 2020-10-29 2022-08-16 深圳市紫光同创电子有限公司 焊球排布单元及封装芯片
CN114430608A (zh) * 2020-10-29 2022-05-03 华为技术有限公司 一种印制电路板及背板架构系统、通信设备
US11406006B2 (en) * 2020-12-15 2022-08-02 Qualcomm Incorporated Electromagnetic (EM) field rotation for interconnection between chip and circuit board
CN114361827A (zh) * 2020-12-21 2022-04-15 中航光电科技股份有限公司 一种连接器印制板封装结构
CN113192928B (zh) * 2021-04-25 2023-02-03 复旦大学 硅通孔阵列
CN113630955A (zh) * 2021-06-30 2021-11-09 苏州浪潮智能科技有限公司 一种优化连接器串扰的pcb板、实现方法
CN113573472B (zh) * 2021-09-23 2022-02-01 中兴通讯股份有限公司 印制电路板及信号传输系统

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6394822B1 (en) 1998-11-24 2002-05-28 Teradyne, Inc. Electrical connector
US6384341B1 (en) * 2001-04-30 2002-05-07 Tyco Electronics Corporation Differential connector footprint for a multi-layer circuit board
US20050201065A1 (en) * 2004-02-13 2005-09-15 Regnier Kent E. Preferential ground and via exit structures for printed circuit boards
US7239526B1 (en) 2004-03-02 2007-07-03 Xilinx, Inc. Printed circuit board and method of reducing crosstalk in a printed circuit board
JP4834385B2 (ja) * 2005-11-22 2011-12-14 株式会社日立製作所 プリント基板および電子装置
JP5003359B2 (ja) * 2007-08-31 2012-08-15 日本電気株式会社 プリント配線基板
US8251745B2 (en) 2007-11-07 2012-08-28 Fci Americas Technology Llc Electrical connector system with orthogonal contact tails
US7819697B2 (en) 2008-12-05 2010-10-26 Tyco Electronics Corporation Electrical connector system
US20120003848A1 (en) 2009-03-25 2012-01-05 Molex Incorporated High data rate connector system
JP5119225B2 (ja) 2009-09-11 2013-01-16 株式会社日立製作所 半導体実装基板および半導体装置
US8080738B2 (en) 2009-10-01 2011-12-20 Tyco Electronics Corporation Printed circuit having ground vias between signal vias
EP2489247B1 (de) 2009-10-16 2013-09-04 Telefonaktiebolaget L M Ericsson (publ) Leiterplatte
US8273994B2 (en) 2009-12-28 2012-09-25 Juniper Networks, Inc. BGA footprint pattern for increasing number of routing channels per PCB layer
CN102291931B (zh) 2011-03-23 2013-12-18 威盛电子股份有限公司 差动对信号传输结构、线路板及电子模块
WO2012138519A2 (en) 2011-04-04 2012-10-11 Fci Electrical connector
JP5919873B2 (ja) * 2012-02-21 2016-05-18 富士通株式会社 多層配線基板及び電子機器
US8715006B2 (en) * 2012-06-11 2014-05-06 Tyco Electronics Corporation Circuit board having plated thru-holes and ground columns

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
None *

Also Published As

Publication number Publication date
EP2952074A1 (de) 2015-12-09
CN104969669B (zh) 2018-11-16
JP2016508675A (ja) 2016-03-22
US20140209370A1 (en) 2014-07-31
EP2952074A4 (de) 2016-11-23
CN109327955B (zh) 2021-10-29
JP6556633B2 (ja) 2019-08-07
CN109327955A (zh) 2019-02-12
US9544992B2 (en) 2017-01-10
CN104969669A (zh) 2015-10-07
WO2014120640A1 (en) 2014-08-07

Similar Documents

Publication Publication Date Title
EP2952074B1 (de) Leiterplatte mit versetztem differentiellem signalwegrouting
US9545004B2 (en) Printed circuit board having orthogonal signal routing
JP6267153B2 (ja) 多層回路部材とそのためのアセンブリ
US7709747B2 (en) Matched-impedance surface-mount technology footprints
US9930772B2 (en) Printed circuit and circuit board assembly configured for quad signaling
US8715006B2 (en) Circuit board having plated thru-holes and ground columns
EP2218144B1 (de) Elektrisches verbindersystem mit orthogonalen kontaktschwänzen
CN101674707B (zh) 改进的匹配阻抗表面贴装技术基底面
CA2422677C (en) Technique for reducing the number of layers in a multilayer circuit board
KR20140098251A (ko) 감소된 크로스-토크를 갖는 인쇄 회로 기판
WO2013036862A2 (en) Via structure for transmitting differential signals
KR20040087876A (ko) 다층 신호라우팅 디바이스에서 층수를 줄이는 기술
US11729898B1 (en) Circuit board connector footprint

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20150616

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20161021

RIC1 Information provided on ipc code assigned before grant

Ipc: H01R 13/6461 20110101ALI20161017BHEP

Ipc: H05K 1/11 20060101ALN20161017BHEP

Ipc: H05K 1/02 20060101AFI20161017BHEP

Ipc: H05K 3/42 20060101ALN20161017BHEP

Ipc: G09B 23/18 20060101ALI20161017BHEP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602014065694

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05K0001180000

Ipc: H05K0001020000

RIC1 Information provided on ipc code assigned before grant

Ipc: H05K 3/42 20060101ALN20191007BHEP

Ipc: H05K 1/11 20060101ALN20191007BHEP

Ipc: H01R 13/6471 20110101ALI20191007BHEP

Ipc: G09B 23/18 20060101ALI20191007BHEP

Ipc: H05K 1/02 20060101AFI20191007BHEP

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

INTG Intention to grant announced

Effective date: 20191209

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: AMPHENOL FCI ASIA PTE. LTD.

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602014065694

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1273523

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200615

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20200520

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200821

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200820

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200921

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200920

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200820

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1273523

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200520

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602014065694

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20210223

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602014065694

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210128

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210803

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210131

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20140128

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200520