EP1827871A2 - Procedes destines a eliminer du silicium noir et du carbure de silicium noir de surfaces d'electrodes de silicium et de carbure de silicium pour des appareils de traitement au plasma - Google Patents

Procedes destines a eliminer du silicium noir et du carbure de silicium noir de surfaces d'electrodes de silicium et de carbure de silicium pour des appareils de traitement au plasma

Info

Publication number
EP1827871A2
EP1827871A2 EP05854301A EP05854301A EP1827871A2 EP 1827871 A2 EP1827871 A2 EP 1827871A2 EP 05854301 A EP05854301 A EP 05854301A EP 05854301 A EP05854301 A EP 05854301A EP 1827871 A2 EP1827871 A2 EP 1827871A2
Authority
EP
European Patent Office
Prior art keywords
plasma
silicon
black silicon
upper electrode
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP05854301A
Other languages
German (de)
English (en)
Other versions
EP1827871A4 (fr
EP1827871B1 (fr
Inventor
Michelle Lupan
Robert Hefty
Michael Kelly
Enrico Magni
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corp filed Critical Lam Research Corp
Publication of EP1827871A2 publication Critical patent/EP1827871A2/fr
Publication of EP1827871A4 publication Critical patent/EP1827871A4/fr
Application granted granted Critical
Publication of EP1827871B1 publication Critical patent/EP1827871B1/fr
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B08—CLEANING
    • B08B—CLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL
    • B08B7/00—Cleaning by methods not provided for in a single other subclass or a single group in this subclass
    • B08B7/0035—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B44—DECORATIVE ARTS
    • B44C—PRODUCING DECORATIVE EFFECTS; MOSAICS; TARSIA WORK; PAPERHANGING
    • B44C1/00—Processes, not specifically provided for elsewhere, for producing decorative surface effects
    • B44C1/22—Removing surface-material, e.g. by engraving, by etching
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00—Etching metallic material by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32431—Constructional details of the reactor
    • H01J37/32798—Further details of plasma apparatus not provided for in groups H01J37/3244 - H01J37/32788; special provisions for cleaning or maintenance of the apparatus
    • H01J37/32853—Hygiene
    • H01J37/32862—In situ cleaning of vessels and/or internal parts

Definitions

  • etching and/or deposition steps are used to build up or remove layers of material on semiconductor substrates.
  • a conventional etching procedure energizes process gas into a plasma state to plasma etch material on the semiconductor substrate.
  • Exposed interior surfaces of plasma processing chambers can be modified as a result of the plasma processes that are run within them. Such surface modification can occur due to the flux of energetic ions, photons and various neutral atoms and molecules that are generated by the plasma discharge, as well as from various reactions attendant in the processing of semiconductor substrates in the chambers.
  • a preferred embodiment of a method of removing black silicon or black silicon carbide from a surface of an electrode of a plasma processing chamber comprises supplying a fluorine-containing gas composition into a plasma processing chamber including a lower electrode and an upper electrode.
  • the upper electrode is of (i) silicon and includes a plasma-exposed surface having black silicon on the surface, or (ii) of silicon carbide and includes a plasma-exposed surface having black silicon carbide on the surface.
  • black silicon and “black silicon carbide” are formations that can result from a morphological modification of the plasma-exposed surface of the electrode during plasma etch processing of substrates in the processing chamber.
  • the gas composition is energized to produce plasma and at least a portion of the black silicon or black silicon carbide is etched from the plasma-exposed surface of the upper electrode.
  • at least one component of a plasma processing apparatus other than an electrode which includes a plasma-exposed surface having black silicon or black silicon carbide on the surface, can be subjected to plasma cleaning to etch at least a portion of the black silicon or black silicon carbide from the plasma-exposed surface.
  • the gas composition further comprises an oxygen-containing gas and/or an inert gas.
  • Processing conditions including the ratio of the flow rate of fluorine-containing gas to the flow rate of O 2 , can be varied to effect isotropic etching of the plasma exposed surface.
  • the temperature of the upper electrode can be controlled to a temperature that is effective to provide for a higher rate of removal of black silicon or black silicon carbide.
  • FIG. 1 is a micrograph taken using a scanning electron microscope (SEM) showing a silicon surface having black silicon on the surface.
  • FIG. 2 shows a plasma-exposed surface of a silicon electrode having black silicon on the surface.
  • FIG. 3 shows an exemplary capacitively-coupled plasma processing apparatus that is suitable for performing embodiments of the cleaning methods described herein.
  • FIG. 4 shows the difference in height between pre-clean black silicon features and post-clean black silicon features versus the fluorine concentration of the cleaning gas composition used for plasma cleaning.
  • FIG. 5 shows the silicon oxide etch rate and etch rate uniformity at the start, after etching 25, 50, 75 and 100 wafers, respectively, and subsequently after cleaning the upper electrode of the plasma processing chamber according to an embodiment of the methods described herein.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS [0013]
  • Parallel-plate plasma processing chambers include an upper electrode and a lower electrode. The upper electrode has a bottom surface, which typically faces a substrate support on which a semiconductor substrate is supported.
  • plasma processing chambers can be operated to plasma etch various materials, such as dielectric materials provided on semiconductor substrates.
  • an etching gas is supplied into the plasma processing chamber and energized by supplying power to at least one of the electrodes to produce plasma.
  • the processing conditions are chosen so that desired features are etched in materials of the semiconductor substrate.
  • Parallel-plate plasma processing chambers can include an upper electrode composed, for example, of silicon or silicon carbide.
  • the upper electrode can include a showerhead electrode including gas injection holes for distributing gas in the chamber.
  • the upper electrode can be a one-piece electrode (e.g., a disc-shaped showerhead electrode with gas injection holes), or a multi-piece electrode (e.g., an inner disc-shaped showerhead electrode surrounded by an outer electrode ring, such as a continuous or segmented ring without gas injection holes).
  • the plasma-exposed bottom surface of the upper electrode can be morphologically modified by the flux of energetic ions, photons and various neutral atoms and molecules that are generated by the plasma discharge, and by various reactions that occur in the processing of semiconductor substrates.
  • a "morphological change" of the bottom surface of the upper electrode is characterized by a change in surface topography, which is caused by non-uniform removal of material across the width of the bottom surface (e.g., across the round bottom surface of a showerhead electrode and/or the optional outer electrode ring). Such non-uniform removal of material from the bottom surface results in different surface regions having different topographies.
  • the morphologically-modified surface is characterized by regions that have micro-roughness as compared to non-modified surface regions.
  • a morphological modification of silicon upper electrode surfaces that is characterized by the presence of features that can be needle-like, rod-like or cone- like in shape, has been found to result from certain plasma etching processes and process conditions used in plasma processing chambers containing the electrodes.
  • FIG. 1 shows an SEM micrograph of a morphologically-modified silicon surface including these features. As shown, the needle-like features are closely spaced. The features can typically have a length of from about 10 nm to about 1 mm, and a width of from about 10 nm to about 1000 nm (1 ⁇ m).
  • FIG. 2 shows a black silicon formation on a plasma-exposed bottom surface of a silicon outer electrode ring of an upper electrode.
  • FIG. 1 shows a black silicon formation on a plasma-exposed bottom surface of a silicon outer electrode ring of an upper electrode.
  • FIG. 1 shows a black silicon formation on a plasma-exposed bottom surface of a silicon outer electrode ring of an upper electrode.
  • Exemplary process conditions that have been found to be more favorable to the formation of these features include high N 2 , low O 2 and low CF flow rates, and moderate RF power levels used for generating plasma.
  • the morphologically-modified surface of the upper electrode can include one or more modified surface regions, e.g., at least one modified region on the outer electrode ring and/or at least one modified region on the showerhead electrode.
  • Black silicon can form on a plasma- exposed silicon surface as a result of the surface being micro-masked by material deposits formed on the surface during plasma processing operations.
  • the micro- masking can be on the scale of from about 100 nm to about 100 microns.
  • black silicon formation on the plasma-exposed bottom surface of a silicon upper electrode occurs as a result of non-contiguous polymer deposition on the electrode during plasma processing operations.
  • a non-contiguous polymer deposit can form on the bottom surface of a silicon upper electrode during a main etching step for etching a dielectric material, such as a low-k dielectric material layer, on a semiconductor substrate.
  • the polymer deposits form three-dimensional, island- like formations that protect the underlying silicon surface from etching.
  • needle- like features form, for example, polymer deposits form preferentially on the needle tips, thereby accelerating the micro-masking mechanism and black silicon propagation during etching of successive substrates.
  • Non-uniform, anisotropic etching (i.e., in the direction normal to the macroscopic bottom surface of the upper electrode) of the micro-masked surface region(s) results in the formation of closely- spaced features on the bottom surface, such as features having the shapes shown in FIG. 1. These features can prevent light from reflecting from the modified regions of the silicon surface, causing those regions to have a black appearance.
  • formations of similar needle-like, rod-like or rod-like features that give modified surface regions a black appearance can also form on plasma-exposed surfaces of silicon carbide electrodes. Such modified regions of a silicon carbide surface are referred to herein as "black silicon carbide.”
  • black silicon or black silicon carbide it is undesirable for either black silicon or black silicon carbide to form on the plasma-exposed surface(s) of an upper electrode of a parallel-plate (e.g., capacitively-coupled) plasma processing chamber because black silicon and black silicon carbide each increase the plasma-exposed surface area of the modified surface.
  • the black silicon or black silicon carbide can cause a variation of the etching plasma properties, resulting in a process shift.
  • the plasma etching rate can shift from wafer-to-wafer and/or across a wafer surface during single wafer processing of a batch of wafers in the processing chamber.
  • the etch rate of a semiconductor substrate can be significantly lower (e.g., from about 10% to about 20% slower) at the surface regions of the semiconductor substrate that are closer to the regions of the electrode at which black silicon is present.
  • the etch uniformity across the wafer surface can also be significantly degraded by the excessive formation of black silicon or black silicon carbide.
  • Methods for cleaning a silicon or silicon carbide upper electrode e.g., a showerhead electrode, or an upper electrode including an inner showerhead electrode and an outer ring, are provided.
  • the methods are performed in-situ in a plasma processing chamber.
  • the upper electrode can have a one-piece or multi- piece construction.
  • the upper electrode is a previously-used electrode that has been used during the plasma processing of semiconductor substrates, e.g., silicon wafers, in the processing chamber.
  • the used electrode has black silicon or black silicon carbide on at least the plasma-exposed bottom surface.
  • the black silicon can be on the bottom surface of the showerhead electrode and/or the bottom surface of the outer ring for two-piece upper electrodes.
  • the cleaning process may not be able to satisfactorily remove the formations, i.e., by restoring the etching rate and etching uniformity of production substrates (wafers) that are subsequently processed in the processing chamber to desired values, e.g., production specifications.
  • used electrodes having black silicon or black silicon carbide formations on at least their respective bottom surfaces are plasma cleaned to remove these formations and recover the bottom surface state of the electrodes.
  • the black. silicon or black silicon carbide is formed on the upper electrode during plasma etching of semiconductor substrates in the plasma processing chamber.
  • the silicon or silicon carbide upper electrode is preferably plasma cleaned before reaching a level of black silicon or black silicon carbide formation on the plasma-exposed surface that can cause an undesirable process shift during the plasma etching of production wafers using the upper electrode.
  • preferred embodiments of the methods comprise plasma cleaning a plasma-exposed bottom surface of a silicon or silicon carbide upper electrode of a capacitively-coupled plasma processing chamber.
  • the plasma- exposed bottom surface of the upper electrode can be cleaned at a selected time interval, e.g., hourly, daily or weekly; or after a certain number of production wafers has been processed in the chamber while using the upper electrode, e.g., after each production wafer, or after a certain number of wafers have been processed in the chamber, e.g., from 2 to up to about 1000 wafers.
  • plasma cleaning can be performed after a selected plasma on-time (RF hours) has been reached.
  • the frequency of performance and the duration of the plasma cleaning process each time it is performed can be selected depending on the rate of formation of the black silicon or black silicon carbide during semiconductor substrate etching processes.
  • the cleaning methods can be performed to remove a selected amount of black silicon or black silicon carbide from the upper electrode. For example, in an embodiment, substantially the entire black silicon or black silicon carbide formation on a surface of an upper electrode can be removed by plasma cleaning.
  • a portion of the black silicon or black silicon carbide can be removed such that the extent of the residual black silicon or black silicon carbide on the electrode surface is below a level that can cause an undesirable process shift during the plasma etching of layers, such as dielectric (e.g., low-k) layers on production wafers in the chamber using the as-cleaned upper electrode.
  • layers such as dielectric (e.g., low-k) layers on production wafers in the chamber using the as-cleaned upper electrode.
  • the portion of black silicon or black silicon removed is preferably a major portion, i.e., more than 50% of the vertical feature length (i.e., the feature length, or height, in the direction perpendicular to the macroscopic bottom surface of the electrode or a surface of another silicon or silicon carbide component) of the black silicon or black silicon carbide formation is removed, e.g., at least about 60%, 70%, 80%, 90%, 95% or even 100% of the vertical feature length.
  • the number of wafers that can be processed in the chamber using the as-cleaned upper electrode until an undesirable process shift occurs can be estimated.
  • the cleaning methods are preferably performed with a dummy wafer positioned in the processing chamber.
  • a bare silicon wafer, or a wafer covered with a film, such as a film of silicon oxide or a photoresist material can be placed on the substrate support during the cleaning methods.
  • the cleaning methods remove at least a portion of the morphologically- modified regions of the bottom surface of the upper electrode at which black silicon or black silicon carbide is formed. Particularly, the cleaning is effective to remove at least a portion of the length of the features that give the electrode a black silicon or black silicon carbide appearance.
  • the etching methods can also remove other morphologically-modified regions of the bottom surface of the upper electrode resulting from the flux of energetic ions, photons and neutral atoms and molecules that are generated by the plasma discharge, by the interaction of the bottom surface with chemical reactants present in the plasma processing chamber during plasma processing operations. Polymer deposits on the surface can also be removed.
  • the plasma-exposed bottom surface of the silicon or silicon carbide upper electrode is etched by energizing a suitable fluorine- containing gas composition into the plasma state.
  • the gas composition comprises at least one fluorocarbon, hydrofluorocarbon, or mixtures thereof.
  • the gas composition can comprise CH X F 4-X (e.g., CF 4 , CHF 3 , CH 2 F 2 or CH 3 F), C 2 H x F 6-X (e.g., C 2 F 6 or C 2 H 2 F 4 ), C 2 H X F 4-X (e.g., C 2 F 4 ), C 3 F 6 , C 3 F 8 , C 4 F 6 , C 4 F 8 , CsF 8 , NF 3 , or mixtures thereof.
  • the gas composition comprises CF 4 or NF 3 .
  • the cleaning gas composition preferably contains at least one additional gas.
  • the additional gas is preferably O 2 .
  • the additional gas can be at least one noble gas (e.g., helium, argon or neon).
  • the gas composition contains CF 4 and O 2 , CF 4 and a noble gas (e.g., argon), NF 3 and O 2 , or NF 3 and a noble gas.
  • the fluorine- containing gas can make up any suitable portion of the total gas composition, including a minor portion (i.e., less than 50% of the total gas composition flow), an equal portion, or a major portion (i.e., more than 50% of the total gas composition flow).
  • the fluorine concentration of the gas composition can increase the efficiency of removal of black silicon from the plasma-exposed bottom surface of the upper electrode.
  • the fluorine concentration of the cleaning gas composition can also be increased by increasing the total flow of the cleaning gas composition. For example, at a given chamber pressure, the fluorine concentration can be increased by changing the flows rates of CF 4 (or NF 3 ) and O 2 from 125 seem CF 4 : 125 seem O 2 to, e.g., 500 seem CF 4 :500 seem O 2 or 1000 seem CF 4 : 1000 seem O 2 .
  • Processing conditions that can produce a high etch rate of black silicon (or black silicon carbide) do not necessarily provide optimal results with respect to black silicon removal. That is, a high silicon etch rate can be achieved under anisotropic etching conditions (i.e., etching in a direction perpendicular to the macroscopic surface of the component, e.g., an upper electrode). However, anisoptropic etching is not optimal for etching black silicon features (or black silicon carbide features) across the width of the bottom surface of an electrode.
  • black silicon (or black silicon carbide) etching efficiency is achieved when the etching is isotropic and the etch rate is preferably suitably high. It has been determined that etching efficiency can be achieved by increasing the concentration of fluorine free radicals in the plasma.
  • the flow ratio of the fluorine-containing gas with respect to the other gas(es) in the cleaning gas composition is preferably selected to provide a sufficiently high concentration of the fluorine free radicals in the plasma to achieve isotropic etching of silicon or silicon carbide, and preferably also to provide a suitably high etching rate.
  • the flow ratio of CF 4 :O 2 is preferably from about 1 :10 to about 5:1 , more preferably from about 1 :5 to about 2:1.
  • the flow ratio of NF 3 :O 2 is preferably from about 1 :10 to about 5:1 , more preferably from about 1 :5 to about 2:1.
  • Increasing the total flow of the cleaning gas composition increases the amount of un- reacted reagent that is available for etching.
  • the CF 4 AD 2 flow ratio or the NF 3 /O 2 flow ratio is optimized when an increased amount of F is available in the atomic state.
  • the NF 3 AD 2 flow ratio or the NF 3 /Ar flow ratio is optimized when the F in the atomic state is diluted to limit F-F recombination to form F 2 . It has been determined that black silicon features having a length of about 500 nm can typically be substantially removed in about 5 minutes of plasma cleaning. Silicon can typically be etched at rates of from about 50 nm to about 300 nm per minute by the in-situ plasma assisted cleaning method.
  • the total flow of the cleaning gas composition can typically range from about 250 seem to about 2000 seem.
  • the chamber pressure can typically range from about 20 mT to about 1000 mT during the cleaning process.
  • the chamber pressure can be adjusted by regulating the position of an optional plasma confinement ring assembly in the processing chamber. Exemplary confinement ring assemblies that can be used are described in commonly-assigned U.S. Patent Nos. 5,534,751 ; 5,998,932 and 6,527,911 , each of which is incorporated herein by reference in its entirety.
  • the chamber pressure also can be adjusted by controlling the position of a valve, e.g., a throttle valve, located close to a pump, e.g., a turbomolecular pump of the apparatus.
  • the upper electrode is preferably at a temperature of from about 20 0 C to about 200 0 C, more preferably at an elevated temperature of from about 100°C to about 200 0 C during the cleaning process. It has been determined that increasing the electrode temperature within this range can increase the cleaning efficiency of the electrode in terms of the magnitude of the decrease in average length of the features of black silicon on the plasma-exposed bottom surface.
  • the upper electrode temperature can be controlled in embodiments of the plasma processing chamber that include a showerhead electrode assembly having heating and cooling capabilities. In other embodiments, heat from the electrode caused by ion bombardment can be removed by a heat sink, e.g., one or more metallic plates and/or a temperature-controlled mounting plate, provided in the electrode assembly.
  • the upper electrode cleaning process is preferably conducted for a sufficient length of time to remove a sufficient thickness from the entire plasma- exposed bottom surface of the upper electrode so that any residual morphologically- modified region(s) on the plasma-exposed bottom surface after cleaning is/are preferably below a level of black silicon or black silicon carbide that can cause an undesirable process shift during the plasma etching of production wafers in the chamber using the as-cleaned upper electrode.
  • the cleaning methods may introduce a shift in the etch rate performance of the plasma processing chamber. When this occurs, to enhance recovery of the etch rate and etching uniformity performance after cleaning the upper electrode, the plasma processing chamber can optionally be plasma conditioned after the electrode has been cleaned.
  • the plasma conditioning is capable of removing residual black silicon or black silicon carbide from the upper electrode after the cleaning step has been performed.
  • the plasma chamber conditioning step can generate plasma from a gas composition that contains a fluorine-containing gas, oxygen and a noble gas, such as argon.
  • the fluorine-containing gas can be, for example, C 4 Fs
  • the oxygen-containing gas is preferably O 2 .
  • the following exemplary approximate process conditions can be used for performing the conditioning step: chamber pressure of 100 mT/2000 W at 27 MHz and 3000 W at 2 MHz applied to lower electrode/20 seem C 4 F 8 /20 seem O 2 /250 seem argon/120 s plasma conditioning.
  • an optional waferless auto clean process can be performed after each production wafer has been etched in the plasma processing chamber, or after two or more (e.g., 2, 5 or 10) production wafers have been etched.
  • the wafer-less auto clean process generates an oxygen plasma effective to remove various deposited materials from plasma-exposed interior surfaces of the chamber.
  • the oxygen plasma is preferably formed by energizing a gas composition containing O 2 with no production wafer (i.e., a wafer that is processed to produce a semiconductor-based product) being present in the plasma processing chamber.
  • At least one component of a plasma processing apparatus other than an electrode which is of silicon or silicon carbide and includes a plasma-exposed surface having black silicon or black silicon carbide, respectively, on the surface, can be subjected to plasma cleaning to remove at least a portion of the black silicon or black silicon carbide from the plasma-exposed surface.
  • the component can be one or more edge/focus rings of silicon or silicon carbide for the substrate support that supports a semiconductor substrate.
  • FIG. 3 depicts an exemplary plasma processing apparatus 100 that can be used to practice preferred embodiments of the methods described herein.
  • the plasma processing apparatus 100 comprises a capacitively-coupled plasma processing chamber 102, which can generate a medium-density plasma.
  • the plasma processing chamber 102 includes a chamber wall 103.
  • the chamber wall 103 can optionally be coated with a suitable wear-resistant material, such as a plasma-sprayed ceramic material.
  • the chamber wall 103 can be made of aluminum or the like, which is electrically grounded.
  • the plasma processing chamber 102 includes a wafer transfer slot 118 provided in the chamber wall 103 to transfer semiconductor substrates into and out of the plasma processing chamber 102.
  • the plasma processing chamber 102 includes an upper electrode 104 having a bottom surface 108.
  • the bottom surface 108 is preferably flat with an optional step, as described, for example, in commonly-assigned U.S. Patent No. 6,391 ,787, which is incorporated herein by reference in its entirety.
  • the upper electrode 104 can be a single-piece electrode or a multi-piece electrode.
  • the upper electrode 104 can have a single-piece construction including a showerhead electrode plate, or it can include a showerhead electrode plate and an outer electrode ring.
  • both the showerhead electrode plate and the outer electrode ring can be optionally backed by a plate of graphite bonded thereto by a bonding material, such as an elastomer material.
  • the upper electrode 104 can be sized to process 200 mm wafers or 300 mm wafers, for example.
  • the upper electrode (including the outer electrode ring in multi-piece constructions) can be of silicon (e.g., single crystalline silicon, polycrystalline silicon or amorphous silicon) or silicon carbide.
  • the apparatus 100 includes a gas source (not shown) for supplying process gas to the upper electrode 104.
  • the upper electrode 104 is preferably powered by an RF power source 106 via a matching network.
  • the upper electrode 104 can be grounded to provide a return path for power supplied by a bottom electrode of the plasma processing chamber 102, as described below.
  • process gas is supplied into the plasma processing chamber 102 at the plasma region developed between the upper electrode 104 and a semiconductor substrate 10, e.g., a semiconductor wafer, supported on a substrate support 111.
  • the substrate support 111 preferably includes an electrostatic chuck 114 that secures the semiconductor substrate 10 on the substrate support by an electrostatic clamping force.
  • the electrostatic chuck 114 acts as a bottom electrode and is preferably biased by an RF power source 116 (typically via a matching network).
  • the upper surface 115 of the electrostatic chuck 114 preferably has approximately the same diameter as the semiconductor substrate 10.
  • a vacuum pump (not shown) is adapted to maintain a desired vacuum pressure inside the plasma processing chamber 102. Gas is drawn by the pump generally in the direction represented by arrows 110.
  • An exemplary parallel-plate plasma reactor that can be used is a dual- frequency plasma etch reactor (see, e.g., commonly-assigned U.S. Patent No. 6,090,304, which is hereby incorporated by reference in its entirety).
  • etching gas can be supplied to a showerhead electrode from a gas supply and a plasma can be generated in the reactor by supplying RF energy from two RF sources to the showerhead electrode and/or a bottom electrode, or the showerhead electrode can be electrically grounded and RF energy at two different frequencies can be supplied to the bottom electrode.
  • the pre-clean black silicon average feature lengths were assumed to have the same estimated value for each electrode. This same estimated length was based on the electrodes each having been subjected to approximately the same plasma etching conditions during which black silicon formed on the coupons and on the electrodes.
  • the post-clean black silicon feature lengths were determined by analyzing the associated coupons using scanning electron microscopy (SEM). As shown in Table 1 , the largest difference between the pre-clean and post-clean average black silicon feature length was found for sample no. 1 , which was cleaned using a CF 4 /O 2 flow ratio of 1 :2. Table 1
  • Example 2 Five silicon upper electrodes, which had coupons of (100) silicon electrically and thermally bonded to their respective bottom surface at different locations, were used for plasma etching of wafers. The bottom surfaces of the electrode and the coupons had black silicon on them. Then, the used electrodes were plasma cleaned in a parallel-plate plasma processing chamber. A dummy wafer was placed on a substrate support during the cleaning processes. [0054] The processing conditions used for plasma cleaning the electrodes are shown in Table 2. For each electrode, the plasma cleaning process used a cleaning gas composition of CF 4 and O 2 having a CF 4 flow rate of 200 seem, a cleaning time of 5 minutes, and an electrode temperature of about 20 0 C. The chamber pressure, power and frequency levels applied to the lower electrode, and/or the CF 4 IO 2 flow rate ratios were varied for cleaning the electrodes.
  • the pre-clean black silicon average feature lengths were assumed to have the same estimated values for each of the electrodes, as described above with respect to Example 1.
  • the post-clean black silicon feature lengths were determined for the coupons provided on electrode sample nos. 6 and 7 by SEM. No black silicon was observed on sample nos. 5, 8 and 9. It was determined that the process conditions used for sample no. 5, including a CF 4 /O 2 flow ratio of 1 :2, provided the most desirable combination of isotropic etching and black silicon etch rate, based on this sample having a flatter as-cleaned coupon profile.
  • Example 3 four silicon upper electrodes were used for plasma etching of wafers and then plasma cleaned in a parallel-plate plasma processing chamber to determine the effect of the fluorine concentration of the cleaning gas on the efficiency of removal of black silicon from the electrodes.
  • Each of electrodes had coupons of (100) silicon electrically and thermally bonded to the bottom surface at different locations. The bottom surfaces of the electrode and the coupons had black silicon formations on them. A dummy wafer was placed on a substrate support during the cleaning processes.
  • the process conditions that were used for plasma cleaning the electrodes are shown in Table 3. The same cleaning time and electrode temperature were used for each electrode. Different chamber pressures, applied lower electrode power and frequency levels, CF 4 flow rates, O 2 flow rates, and/or the CF 4 : ⁇ 2 flow rate ratios were used.
  • the cleaning gas composition contained argon to allow a determination of the fluorine concentration from optical emission using the method of actimetry.
  • Example 3 The test results for Example 3 are given in Table 3. As shown, the largest difference between the pre-clean and post-clean average black silicon feature length was achieved for sample no. 12, which was cleaned using a CF 4 /O2 flow ratio of 1 :2. [0060] The length difference between the pre-clean black silicon features and the post-clean black silicon features versus the fluorine concentration of the cleaning gas composition is shown in FIG. 4.
  • Example 4 three different silicon upper electrodes that had been used for plasma etching of wafers were plasma cleaned in a parallel-plate plasma processing chamber using the same process conditions except for a different upper electrode temperature.
  • coupons of (100) silicon were electrically and thermally bonded to the bottom surface at different locations. The bottom surfaces of the electrode and the coupons had black silicon formations on them.
  • the three electrodes were plasma cleaned using the following process conditions: chamber pressure of 600 mT/lower electrode first power level/first frequency of 2500 watts and 27 MHz/ lower electrode second power level/second frequency of 1000 watts and 2 MHz/CF 4 flow of 200 sccm/0 2 flow of 400 sccm/cleaning time of 60 sec.
  • the electrode temperatures were about 20 0 C, about 80 0 C and about 105 0 C for the respective electrodes during cleaning.
  • the black silicon average feature length was decreased by about 100 nm, about 105 nm and about 140 nm, respectively.
  • Example 5 100 wafers each including a low-k silicon oxide layer were subjected to an etch step in a parallel-plate plasma processing chamber using a silicon upper electrode. After the 100 wafers had been processed, the silicon upper electrode was cleaned using the following process conditions: chamber pressure of 600 mT/lower electrode first power level/first frequency of 2500 watts and 27 MHz/ lower electrode second power level/second frequency of 1000 watts and 2 MHz/CF 4 flow of 200 sccm/O 2 flow of 400 sccm/cleaning time of 15 minutes. As shown in FIG.
  • Example 6 the silicon oxide etch rate and etch rate % uniformity (3 sigma) were determined at the start, after 25, 50, 75 and 100 wafers, respectively, were etched, and after cleaning of the upper electrode following the etching of all 100 wafers. The test results demonstrate that both the upper electrode bottom surface condition and the silicon oxide etch rate can be recovered by cleaning the upper electrode according to an embodiment of the methods described herein. [0066] Example 6
  • Example 6 a first silicon upper electrode including black silicon having an average feature length of about 500 nm was plasma cleaned using the following process conditions: chamber pressure of 200 mT/lower electrode first power level/first frequency of 2500 watts and 27 MHz/ lower electrode second power level/second frequency of 1000 watts and 2 MHz/CF 4 flow of 200 sccm/O 2 flow of 400 sccm/electrode temperature of 20°C/cleaning time of 30 sec.
  • the post-clean black silicon average feature length was about 460 nm.
  • a second silicon upper electrode including black silicon having an average feature length of about 430 nm was plasma cleaned using the following process conditions: chamber pressure of 200 mT/lower electrode first power level/first frequency of 2500 watts and 27 MHz/ lower electrode second power level/second frequency of 1000 watts and 2 MHzZNF 3 flow of 200 sccm/0 2 flow of 400 sccm/cleaning time of 30 sec.
  • the post-clean average feature length was about 360 nm.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • Analytical Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Public Health (AREA)
  • Epidemiology (AREA)
  • Health & Medical Sciences (AREA)
  • Metallurgy (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Organic Chemistry (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Drying Of Semiconductors (AREA)
  • Treating Waste Gases (AREA)
  • Carbon And Carbon Compounds (AREA)

Abstract

L'invention concerne des procédés destinés à éliminer du silicium noir ou du carbure de silicium noir d'une surface exposée au plasma d'une électrode supérieure d'une chambre de traitement au plasma. Les procédés consistent à former un plasma au moyen d'une composition renfermant un gaz contenant du fluor, et à éliminer le silicium noir ou le carbure de silicium noir de la surface avec le plasma. Les procédés peuvent également éliminer le silicium noir ou le carbure de silicium noir des surfaces de composants dans la chambre en plus de l'électrode supérieure.
EP05854301.8A 2004-12-23 2005-12-15 Procedes destines a eliminer du silicium noir et du carbure de silicium noir de surfaces d'electrodes de silicium et de carbure de silicium pour des appareils de traitement au plasma Not-in-force EP1827871B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/019,464 US7291286B2 (en) 2004-12-23 2004-12-23 Methods for removing black silicon and black silicon carbide from surfaces of silicon and silicon carbide electrodes for plasma processing apparatuses
PCT/US2005/045541 WO2006071556A2 (fr) 2004-12-23 2005-12-15 Procedes destines a eliminer du silicium noir et du carbure de silicium noir de surfaces d'electrodes de silicium et de carbure de silicium pour des appareils de traitement au plasma

Publications (3)

Publication Number Publication Date
EP1827871A2 true EP1827871A2 (fr) 2007-09-05
EP1827871A4 EP1827871A4 (fr) 2009-09-16
EP1827871B1 EP1827871B1 (fr) 2016-03-09

Family

ID=36615391

Family Applications (1)

Application Number Title Priority Date Filing Date
EP05854301.8A Not-in-force EP1827871B1 (fr) 2004-12-23 2005-12-15 Procedes destines a eliminer du silicium noir et du carbure de silicium noir de surfaces d'electrodes de silicium et de carbure de silicium pour des appareils de traitement au plasma

Country Status (7)

Country Link
US (1) US7291286B2 (fr)
EP (1) EP1827871B1 (fr)
JP (1) JP2008526024A (fr)
KR (1) KR101191697B1 (fr)
CN (1) CN101102909B (fr)
TW (1) TWI386995B (fr)
WO (1) WO2006071556A2 (fr)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8057603B2 (en) * 2006-02-13 2011-11-15 Tokyo Electron Limited Method of cleaning substrate processing chamber, storage medium, and substrate processing chamber
US7902073B2 (en) * 2006-12-14 2011-03-08 Lam Research Corporation Glue layer for hydrofluorocarbon etch
US8702866B2 (en) * 2006-12-18 2014-04-22 Lam Research Corporation Showerhead electrode assembly with gas flow modification for extended electrode life
JP2008235562A (ja) * 2007-03-20 2008-10-02 Taiyo Nippon Sanso Corp プラズマｃｖｄ成膜装置のクリーニング方法
US8221552B2 (en) * 2007-03-30 2012-07-17 Lam Research Corporation Cleaning of bonded silicon electrodes
US7578889B2 (en) * 2007-03-30 2009-08-25 Lam Research Corporation Methodology for cleaning of surface metal contamination from electrode assemblies
US8262800B1 (en) 2008-02-12 2012-09-11 Novellus Systems, Inc. Methods and apparatus for cleaning deposition reactors
WO2010053687A2 (fr) * 2008-11-04 2010-05-14 Praxair Technology, Inc. Revêtements par pulvérisation thermique pour applications à semi-conducteur
US8591659B1 (en) * 2009-01-16 2013-11-26 Novellus Systems, Inc. Plasma clean method for deposition chamber
DE102009028256B4 (de) 2009-08-05 2019-01-24 Robert Bosch Gmbh Verfahren zum Ätzen von Siliziumcarbid mittels eines Plasmaätzverfahrens und Siliziumcarbidsubstrat
CN101734611B (zh) * 2009-12-16 2011-08-31 北京大学 基于无掩膜深反应离子刻蚀制备黑硅的方法
JP5896915B2 (ja) * 2009-12-18 2016-03-30 ラム リサーチ コーポレーションＬａｍ Ｒｅｓｅａｒｃｈ Ｃｏｒｐｏｒａｔｉｏｎ プラズマチャンバで使用される上方電極から表面金属汚染を洗浄するための方法
CN101880914B (zh) * 2010-05-25 2012-09-12 中国科学院微电子研究所 利用等离子体浸没离子注入制备黑硅的方法
US9702695B2 (en) * 2010-05-27 2017-07-11 Hitachi High-Technologies Corporation Image processing device, charged particle beam device, charged particle beam device adjustment sample, and manufacturing method thereof
JP6057292B2 (ja) * 2013-06-13 2017-01-11 学校法人関西学院 ＳｉＣ半導体素子の製造方法
CN103681246B (zh) * 2013-12-30 2017-10-17 国家电网公司 一种SiC材料清洗方法
CN105710082B (zh) * 2014-12-02 2018-03-06 中国科学院上海硅酸盐研究所 一种去除金属纳米线表面有机物及氧化层的方法
JP6269709B2 (ja) 2016-03-28 2018-01-31 株式会社Sumco 清浄度評価方法、洗浄条件決定方法、およびシリコンウェーハの製造方法
KR101914289B1 (ko) * 2016-08-18 2018-11-01 주식회사 티씨케이 투과도가 다른 복수 개의 층을 갖는 SiC 반도체 제조용 부품 및 그 제조방법
KR20230008099A (ko) 2020-05-13 2023-01-13 도쿄엘렉트론가부시키가이샤 레지스트 기저층 도포를 위한 탄화규소 필름의 건식 에칭 방법
CN115354298A (zh) * 2022-07-05 2022-11-18 湖南红太阳光电科技有限公司 一种pecvd设备石墨舟清洗系统
CN115318219B (zh) * 2022-10-12 2023-08-18 常州烯聚新材料科技有限公司 适用闪光焦耳加热工艺的针状电极放电管及焦耳加热设备

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996008036A1 (fr) * 1994-09-02 1996-03-14 Stichting Voor De Technische Wetenschappen Procede de fabrication de structures micromecaniques au moyen d'une technique d'attaque par ions reactifs
US5585012A (en) * 1994-12-15 1996-12-17 Applied Materials Inc. Self-cleaning polymer-free top electrode for parallel electrode etch operation
US6090718A (en) * 1996-12-17 2000-07-18 Denso Corporation Dry etching method for semiconductor substrate
US20030190814A1 (en) * 1999-12-23 2003-10-09 Applied Materials, Inc. Method of reducing micromasking during plasma etching of a silicon-comprising substrate
WO2003090263A1 (fr) * 2002-04-17 2003-10-30 Lam Research Corporation Pieces en silicium pour chambres de reaction au plasma
US20040043626A1 (en) * 2002-09-04 2004-03-04 Chou San Nelson Loke Method of forming a film on a semiconductor substrate

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US112294A (en) * 1871-02-28 peters
US19081A (en) * 1858-01-12 Spencer b
JPS56125838A (en) * 1980-03-07 1981-10-02 Hitachi Ltd Etching method
US4426246A (en) 1982-07-26 1984-01-17 Bell Telephone Laboratories, Incorporated Plasma pretreatment with BCl3 to remove passivation formed by fluorine-etch
US4498953A (en) 1983-07-27 1985-02-12 At&T Bell Laboratories Etching techniques
US4595484A (en) 1985-12-02 1986-06-17 International Business Machines Corporation Reactive ion etching apparatus
US5215619A (en) * 1986-12-19 1993-06-01 Applied Materials, Inc. Magnetic field-enhanced plasma etch reactor
US5565038A (en) 1991-05-16 1996-10-15 Intel Corporation Interhalogen cleaning of process equipment
US5865896A (en) * 1993-08-27 1999-02-02 Applied Materials, Inc. High density plasma CVD reactor with combined inductive and capacitive coupling
US6124211A (en) 1994-06-14 2000-09-26 Fsi International, Inc. Cleaning method
US5665203A (en) 1995-04-28 1997-09-09 International Business Machines Corporation Silicon etching method
US5888906A (en) 1996-09-16 1999-03-30 Micron Technology, Inc. Plasmaless dry contact cleaning method using interhalogen compounds
US6162367A (en) 1997-01-22 2000-12-19 California Institute Of Technology Gas-phase silicon etching with bromine trifluoride
US6090304A (en) 1997-08-28 2000-07-18 Lam Research Corporation Methods for selective plasma etch
US6033997A (en) * 1997-12-29 2000-03-07 Siemens Aktiengesellschaft Reduction of black silicon in semiconductor fabrication
US6635185B2 (en) 1997-12-31 2003-10-21 Alliedsignal Inc. Method of etching and cleaning using fluorinated carbonyl compounds
US6290779B1 (en) 1998-06-12 2001-09-18 Tokyo Electron Limited Systems and methods for dry cleaning process chambers
US6394104B1 (en) 1998-08-28 2002-05-28 Taiwan Semiconductor Manufacturing Company Method of controlling and improving SOG etchback etcher
US6391788B1 (en) 2000-02-25 2002-05-21 Applied Materials, Inc. Two etchant etch method
US6500356B2 (en) 2000-03-27 2002-12-31 Applied Materials, Inc. Selectively etching silicon using fluorine without plasma
US6514378B1 (en) 2000-03-31 2003-02-04 Lam Research Corporation Method for improving uniformity and reducing etch rate variation of etching polysilicon
US6489249B1 (en) 2000-06-20 2002-12-03 Infineon Technologies Ag Elimination/reduction of black silicon in DT etch
JP3606198B2 (ja) * 2000-12-14 2005-01-05 株式会社日立製作所 プラズマ処理装置
US20040127033A1 (en) * 2001-01-22 2004-07-01 Koichi Takatsuki Plasma processing device and plasma processing method
US20020177321A1 (en) * 2001-03-30 2002-11-28 Li Si Yi Plasma etching of silicon carbide
US6527911B1 (en) 2001-06-29 2003-03-04 Lam Research Corporation Configurable plasma volume etch chamber
US6776851B1 (en) 2001-07-11 2004-08-17 Lam Research Corporation In-situ cleaning of a polymer coated plasma processing chamber
TW567554B (en) 2001-08-08 2003-12-21 Lam Res Corp All dual damascene oxide etch process steps in one confined plasma chamber
US6730600B2 (en) 2002-09-27 2004-05-04 Agere Systems, Inc. Method of dry etching a semiconductor device in the absence of a plasma
US6630395B1 (en) * 2002-10-24 2003-10-07 International Business Machines Corporation Methods for fabricating electrical connections to semiconductor structures incorporating low-k dielectric materials
US20040112544A1 (en) 2002-12-16 2004-06-17 Hongwen Yan Magnetic mirror for preventing wafer edge damage during dry etching
US7151277B2 (en) * 2003-07-03 2006-12-19 The Regents Of The University Of California Selective etching of silicon carbide films

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1996008036A1 (fr) * 1994-09-02 1996-03-14 Stichting Voor De Technische Wetenschappen Procede de fabrication de structures micromecaniques au moyen d'une technique d'attaque par ions reactifs
US5585012A (en) * 1994-12-15 1996-12-17 Applied Materials Inc. Self-cleaning polymer-free top electrode for parallel electrode etch operation
US6090718A (en) * 1996-12-17 2000-07-18 Denso Corporation Dry etching method for semiconductor substrate
US20030190814A1 (en) * 1999-12-23 2003-10-09 Applied Materials, Inc. Method of reducing micromasking during plasma etching of a silicon-comprising substrate
WO2003090263A1 (fr) * 2002-04-17 2003-10-30 Lam Research Corporation Pieces en silicium pour chambres de reaction au plasma
US20040043626A1 (en) * 2002-09-04 2004-03-04 Chou San Nelson Loke Method of forming a film on a semiconductor substrate

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
BUIL JEON ET AL: "Cleaning of wafer edge, bevel and back-side with a torus-shaped capacitively coupled plasma; Cleaning of wafer edge, bevel and back-side with CCP" PLASMA SOURCES SCIENCE AND TECHNOLOGY, INSTITUTE OF PHYSICS PUBLISHING, BRISTOL, GB, vol. 11, no. 4, 1 November 2002 (2002-11-01), pages 520-524, XP020069982 ISSN: 0963-0252 *
JANSEN H ET AL: "The black silicon method: a universal method for determining the parameter setting of a fluorine-based reactive ion etcher in deep silicon trench etching with profile control" JOURNAL OF MICROMECHANICS & MICROENGINEERING, INSTITUTE OF PHYSICS PUBLISHING, BRISTOL, GB, vol. 5, no. 2, 1 June 1995 (1995-06-01), pages 115-120, XP020069479 ISSN: 0960-1317 *
See also references of WO2006071556A2 *

Also Published As

Publication number Publication date
US7291286B2 (en) 2007-11-06
KR20070091661A (ko) 2007-09-11
TW200634925A (en) 2006-10-01
EP1827871A4 (fr) 2009-09-16
US20060157448A1 (en) 2006-07-20
EP1827871B1 (fr) 2016-03-09
WO2006071556A2 (fr) 2006-07-06
JP2008526024A (ja) 2008-07-17
CN101102909B (zh) 2011-11-30
WO2006071556A3 (fr) 2007-01-04
CN101102909A (zh) 2008-01-09
KR101191697B1 (ko) 2012-10-16
TWI386995B (zh) 2013-02-21

Similar Documents

Publication Publication Date Title
EP1827871B1 (fr) Procedes destines a eliminer du silicium noir et du carbure de silicium noir de surfaces d'electrodes de silicium et de carbure de silicium pour des appareils de traitement au plasma
US7226869B2 (en) Methods for protecting silicon or silicon carbide electrode surfaces from morphological modification during plasma etch processing
KR102158307B1 (ko) 플라즈마 프로세싱 챔버에서의 인-시튜 챔버 세정 효율 향상을 위한 플라즈마 처리 프로세스
JP5686999B2 (ja) 改良されたチャンバ洗浄方法及び装置
JP4690308B2 (ja) 高温水素含有プラズマによるチャンバ及びウェーハ表面から物質を除去する方法及び装置
JP4907827B2 (ja) ポリシリコンのエッチングの均一性を向上し、エッチング速度の変動を低減するための方法
US20070131171A1 (en) Plasma process device and plasma process method
WO2004066365A2 (fr) Nettoyage de chambres de depot de vapeur chimique a l'aide d'une source distante a chimie a base de cxfyoz
JP2008078515A (ja) プラズマ処理方法
JP2004031970A (ja) 半導体素子の製造方法
JP4958658B2 (ja) プラズマ処理方法
JP2005243765A (ja) プラズマ処理装置におけるクリーニング方法及びプラズマ処理装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20070619

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20090818

17Q First examination report despatched

Effective date: 20100114

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602005048634

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: B44C0001220000

Ipc: H01J0037320000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

RIC1 Information provided on ipc code assigned before grant

Ipc: B44C 1/22 20060101ALI20150804BHEP

Ipc: H01J 37/32 20060101AFI20150804BHEP

INTG Intention to grant announced

Effective date: 20150908

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 780051

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160315

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602005048634

Country of ref document: DE

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20160309

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160610

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 780051

Country of ref document: AT

Kind code of ref document: T

Effective date: 20160309

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160709

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160711

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602005048634

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

26N No opposition filed

Effective date: 20161212

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160609

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20161215

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20170831

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161215

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161231

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20170102

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161231

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161215

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20161215

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20171229

Year of fee payment: 13

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20051215

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20160309

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602005048634

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190702

P01 Opt-out of the competence of the unified patent court (upc) registered

Effective date: 20231021