EP1485989B1 - Oscillateur, et circuit pll l'utilisant - Google Patents

Oscillateur, et circuit pll l'utilisant Download PDF

Info

Publication number
EP1485989B1
EP1485989B1 EP03719331A EP03719331A EP1485989B1 EP 1485989 B1 EP1485989 B1 EP 1485989B1 EP 03719331 A EP03719331 A EP 03719331A EP 03719331 A EP03719331 A EP 03719331A EP 1485989 B1 EP1485989 B1 EP 1485989B1
Authority
EP
European Patent Office
Prior art keywords
signal
modulation
oscillator
frequency
control signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP03719331A
Other languages
German (de)
English (en)
Other versions
EP1485989A4 (fr
EP1485989A1 (fr
EP1485989B8 (fr
Inventor
Masayuki Katakura
Yoshihiro Komatsu
Kwnji Hiromoto
Tsuyoshi Kousaka
Li Ping Fai Ben
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Electronics Inc
Original Assignee
Sony Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Electronics Inc filed Critical Sony Electronics Inc
Publication of EP1485989A1 publication Critical patent/EP1485989A1/fr
Publication of EP1485989A4 publication Critical patent/EP1485989A4/fr
Publication of EP1485989B1 publication Critical patent/EP1485989B1/fr
Application granted granted Critical
Publication of EP1485989B8 publication Critical patent/EP1485989B8/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L3/00—Starting of generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/095—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation to the loop in front of the voltage controlled oscillator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/02—Details
    • H03C3/09—Modifications of modulator for regulating the mean frequency
    • H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
    • H03C3/0958—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation by varying the characteristics of the voltage controlled oscillator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Definitions

  • the present invention relates to a variable frequency oscillator, for example, used in a phase synchronization circuit and a phase locked loop (PLL) circuit using the same.
  • a variable frequency oscillator for example, used in a phase synchronization circuit and a phase locked loop (PLL) circuit using the same.
  • FIG. 1 is a view of an example of the general configuration of a laser beam printer.
  • a raster output scanning method is adopted.
  • a laser beam LO from a laser source 2 is scanned over a predetermined range and converged on a photosensitive drum 4 by a polygon mirror 3 rotating at a predetermined speed. This exposes a charge portion of the photosensitive drum 4 to record an electrostatic latent image on the photosensitive drum 4 which is then printed on paper.
  • FIG. 2 is a schematic view of the path of a laser beam as it is reflected by the polygon mirror and scans the circumference.
  • a solid line shown by A indicates transfer of an image to a plane, while a curve shown by B indicates a constant speed scanning path, respectively.
  • the laser beam printer 1 when the laser beam LO is scanned and converged as it is on the plane, that is, the photosensitive drum 4, by a polygon mirror 3 rotating at a predetermined speed, since the rotation speed of the polygon mirror is constant, the scanning speed of the beam passing through the photosensitive drum 4 and a frequency ratio for controlling dots forming one pixel on one line do not become constant and distortion is caused on the print.
  • the laser beam printer 1 in FIG. 1 is configured using an f ⁇ lens 5 etc. on an optical path from the polygon mirror 3 to the photosensitive drum 4 and using this optical system to make the frequency ratio for controlling the scanning speed and dots of the beam converged on the photosensitive drum 4 constant.
  • a laser beam printer having the above configuration requires fine adjustment of the laser beam beyond the precision of correction by an optical system using a f ⁇ lens. This is achieved by precise control for finely adjusting the clock frequency in a PLL circuit generating a clock.
  • FIG. 3 is a block diagram of an example of the configuration of a general PLL circuit, for example, used in a clock control system of the laser source 2 of the laser beam printer 1 in FIG, 1.
  • FIG. 4A is a timing chart of a reference signal given to the PLL circuit
  • FIG. 4B is a timing chart of an output clock signal of the PLL circuit.
  • the PLL circuit 6 is, as shown in FIG. 3, comprised of a negative feedback circuit including a phase detector (PD) 61, a loop filter (LPF) 62, a voltage-controlled oscillator (VCO) 63, and a programmable counter (PC) 64.
  • PD phase detector
  • LPF loop filter
  • VCO voltage-controlled oscillator
  • PC programmable counter
  • the phase detector 61 compares phases of a reference signal Sr and a divided signal S dv of the programmable counter 64 and outputs a signal S61 in accordance with the difference to the loop filter 62.
  • the loop filter 62 generates a control voltage V c of the VCO 63 in accordance with the signal S61 from the phase detector 61 and outputs it to the VCO 63.
  • the VCO 63 oscillates at a frequency in accordance with a control voltage Vc by the loop filter 62, generates a clock signal CLK op having a frequency of f op , and outputs it to the laser source and programmable counter 64.
  • US Patent application US -A- 5,872,488 discloses a scheme for changing the centre frequency of an oscillator between two so called “bang/bang" frequencies.
  • the change in bang/bang frequency is a constant proportion of the output frequency of the oscillator.
  • US Patent application US -B- 6,229,400 discloses a frequency oscillator intended to vary an output frequency to spread the power of Electromagnetic Interference (EMI) across a frequency range.
  • the output of the oscillator is modulated by the combination of a control signal and a incremental added modulation signal.
  • EMI Electromagnetic Interference
  • An object of the present invention is to provide an oscillator having a modulation function able to control the frequency in addition to a control signal and a PLL circuit using the same.
  • an oscillator for oscillating at a frequency based on a control signal according to claim 1.
  • a modulation rate of the modulation means is controlled by a ratio of an oscillation frequency to the modulation signal value.
  • the modulation signal value is given digitally.
  • a ring-type oscillator including a plurality of delay stages controlled in delay value by an inverter or buffer and a control signal connected in cascade and forming a closed loop by an inverted phase, comprising a modulation means for modulating an oscillation frequency by adding a modulation signal to the control signal in part of the plurality of delay stages.
  • the modulation rate of the modulation means is controlled by a ratio of an oscillation frequency to the modulation signal value.
  • the modulation signal value makes the control signal value 1/n and furthermore is weighted so as to have a variable range of m bits.
  • a PLL circuit comprising a phase detector for comparing phases of a feedback signal of an output signal and a reference signal and outputting a signal indicating a phase difference; a loop filter for receiving an output signal of the phase detector and outputting a control signal for canceling out the phase difference; and an oscillator for oscillating at a frequency based on a control signal from the loop filter; the oscillator comprising a modulation means for modulating a frequency by adding a modulation signal to the control signal.
  • a second control signal is controlled by a control signal of the loop filter and the frequency is controlled by the second control signal.
  • a PLL circuit comprising a phase detector for comparing phases of a feedback signal of an output signal and a reference signal and outputting a signal indicating a phase difference; a loop filter for receiving an output signal of the phase detector and outputting a control signal for canceling out the phase difference; and an oscillator for oscillating at a frequency based on a control signal from the loop filter; the oscillator forming a ring-type including a plurality of delay stages controlled in delay value by an inverter or buffer and a control signal connected in cascade and forming a closed loop by an inverted phase and comprising a modulation means for modulating an oscillation frequency by adding a modulation signal to the control signal in part of the plurality of delay stages.
  • the multiplication clock synchronized with the reference synchronization signal and obtained by the PLL circuit is not modulated in frequency in its synchronization signal.
  • the oscillator in the PLL circuit modulates the frequency by, for example, a modulation rate given as a digital value, oscillates at a modulated frequency corresponding to a control voltage V c of a loop filter, and thereby produces a clock signal having a modulated frequency.
  • the clock signal is supplied to a light source of a raster output scanning system.
  • FIG. 6 is a schematic view of the basic configuration of a raster output scanning system of a laser beam printer using a PLL circuit according to the present invention.
  • a laser beam printer 100 of the raster output scanning system comprises, as shown in FIG. 6, a laser source 101, a collimeter lens 102, a cylindrical lens 103, a polygon mirror 104, an f ⁇ lens 105, a reflection optical system 106, a photosensitive drum 107, and a clock supply circuit 108.
  • the laser source 101 emits to the collimeter lens 102 a laser beam LO subjected to a predetermined modulation operation in synchronization with a later explained frequency modulated clock signal CLK opm supplied from the clock supply circuit 108.
  • the collimeter lens 102 converts the modulated laser beam LO emitted from the laser source 101 to parallel light and emits it to the cylindrical lens 103.
  • the cylindrical lens 103 focuses the laser beam converted to parallel light by the collimeter lens 102 on a light reflection facet of the polygon mirror 104.
  • the polygon mirror 104 rotates at a predetermined speed and comprises a plurality of light reflection facets for reflecting the laser beam from the cylindrical lens 103 to an opposite direction of an arranged position of the photosensitive drum 107.
  • the f ⁇ lens 105 performs correction so that the frequency ratio for controlling the scanning speed and dots of a beam reflected by the polygon mirror 104, tracing over a predetermined optical path, and converged on the photosensitive drum 107 becomes constant and emits the beam to the reflection optical system 106.
  • the reflection optical system 106 reflects the laser beam emitted from the f ⁇ lens 105 a plurality of times and focuses it over a predetermined range of the photosensitive drum 107.
  • the present laser beam printer 100 employs a raster scanning method, scans the laser beam LO from the laser source 101 within a predetermined range by the polygon mirror 104 rotating at a predetermined speed and the f ⁇ lens 105, and focuses it on the photosensitive drum 107 via the reflection optical system 106. Consequently, it exposes a charged portion of the photosensitive drum 107 to record an electrostatic latent image on the photosensitive drum 107 which is then printed on paper.
  • the clock supply circuit 108 has a PLL circuit.
  • the PLL circuit includes a variable frequency oscillator for controlling a frequency by a control signal and has a modulation function capable of controlling the frequency in addition to the control signal. This modulation function is controlled by the ratio of the oscillation frequency with respect to the control signal value.
  • the circuit generates a clock signal CLK opm subjected to this modulation operation and supplies it to the laser source 101.
  • FIG. 7 is a block diagram of an example of the configuration of a PLL circuit according to the present embodiment.
  • a PLL circuit 108A is, as shown in FIG. 7, comprised of a negative feedback circuit comprising a phase detector (PD) 1081, a loop filter (LPF) 1082, a voltage-controlled oscillator (VCO) 1083 having a frequency modulation function, and a programmable counter (PC) 1084.
  • PD phase detector
  • LPF loop filter
  • VCO voltage-controlled oscillator
  • PC programmable counter
  • the phase detector 1081 compares phases of a reference signal S r and a division signal S dv from the programmable counter 1084 and outputs a signal S1081 in accordance with the difference to the loop filter 1082.
  • the loop filter 1082 generates a control voltage Vc of the voltage-controlled oscillator 1083 in accordance with the signal S1081 and outputs it to the voltage-controlled oscillator 1083.
  • the VCO 1083 includes a digital/analog converter (DAC) 1085, oscillates by modulating a frequency in accordance with the control voltage V c of the loop filter 1082 using a modulation rate given as an analog value from the DAC 1085 to generate a clock signal CLK opm having a frequency of f opm and outputs it to the laser source 101 and the programmable counter 1084.
  • DAC digital/analog converter
  • VCO embodying the variable frequency oscillator according to the present invention will be explained in further detail.
  • the ring oscillator 200 comprises, as shown in FIG. 8, a plurality of (three in FIG. 8) inverters INV201 to INV203 connected in cascade in a ring and current sources I201 to 1203.
  • An oscillation frequency of the ring oscillator 200. is determined by three parameters Va, Cl, and I c , which are an output amplitude Va of the inverters, a load capacity Cl added to an output of the inverters, and a control current I c .
  • the frequency f op of an output clock CLK op is determined by the number of inverter stages, but there is a relationship indicated by the next formula (1): f op ⁇ I c / C 1 ⁇ V a
  • This variable frequency oscillator is called a current-controlled oscillator (ICO) when receiving the control current I c as a direct input, while is called a voltage-controlled oscillator (VCO) when receiving the control voltage Vc as input and controlling the I c .
  • ICO current-controlled oscillator
  • VCO voltage-controlled oscillator
  • the control voltage V c controls an output frequency f op .
  • the VCO 200A in FIG. 9 can be used as the VCO 1083 of the present embodiment.
  • the output clock CLK opm is increased or decreased by a constant frequency ratio.
  • the additional current ⁇ I may be obtained as a positive or negative value, it can be used for increasing the frequency or decreasing the frequency, respectively.
  • the VCO 1083 (200B) of the present embodiment may be configured as a DAC (digital/analog converter) as shown in FIG. 10 which divides the control current I c by n (n can be any number), weights the additional currents so as to give an m-bit variable range (1/2, 1/4, 1/8, ..., 1/2 m ), and switches the additional currents by switches SW 202 to 205.
  • DAC digital/analog converter
  • 1205 indicates a current source of an additional current I c /2n
  • 1206 is a current source of an additional current I c /4n
  • I207 is a current source of an additional current I c /8n
  • I208 is a current source of an additional current I c /mn, respectively.
  • an additional current for an m-bit input digital code d input to the DAC 1085 is given by the following formula and a current ⁇ I of I c/ n at maximum can be added.
  • ⁇ I I c • d / n ⁇ 2 m
  • k is a coefficient for determining a modulation rate for the input code d. This is determined by a proportional relationship for obtaining an oscillation frequency f op found from the relationship of the above formula (1) and a current ratio n.
  • the distinctive characteristic of the VCO 1083 according to the present embodiment is that the modulation rate of the frequency modulation can be expressed by a digital code d input to the DAC.
  • a PLL circuit synchronized with the reference signal and having frequency modulation characteristics can be attained.
  • the cycle of the synchronization signal changes, however, in the present embodiment, the modulation of the VCO changes in accordance not with the oscillation frequency but with its ratio, so it is not necessary to separately prepare a modulation pattern corresponding to the clock frequency.
  • FIG. 11A is a timing chart of a reference signal Sr supplied to a PLL circuit
  • FIG. 11B is a timing chart of an output clock CLK op of the PLL circuit not having a modulation function in FIG, 3
  • FIG. 11C is a timing chart of an output clock CLK opm modulated by the PLL circuit in FIG. 7, and
  • FIG. 11D is a timing chart of a digital signal DGT for modulation of the VCO.
  • FIG. 11A and FIG. 11B show the relationship of a reference signal S r and a synchronization clock when a PLL circuit is configured by using a normal VCO.
  • FIG. 11A, FIG. 11C, and FIG. 11D show the relationship of a reference signal S r , digital input signal, and a modulated output clock CLK opm when inputting a digital signal DGT for modulation of the VCO by using a VCO 200B having a modulation DAC as shown in FIG. 10.
  • the digital signal DGT for modulation of the VCO changes in frequency to three stages in 8 clock intervals in a synchronization period of the reference signal S r .
  • one scanning period is divided into three periods, the largest first digital value d0 is given to the first period t1 (from start of scanning to elapse of predetermined time), a smallest second digital value d1 is given to the second period t2 (approximately center period of the scanning period) continuing from the first period t1, and a median value d2 of the first and second digital values is given to the third period t3 (until end of scanning period) continuing from the second period t2.
  • the modulation degree (rate) in the VCO 1083 becomes larger as the value of the modulation digital signal DGT given becomes larger as will be understood from FIG. 11C.
  • the VCO 1083 is capable of modulating the oscillation frequency in synchronization with a reference signal.
  • a signal obtained by dividing a multiplication clock modulated in synchronization with a reference signal obtained by the PLL circuit by the multiple is completely synchronized with the reference signal due to the PLL operation.
  • FIG. 12 is a schematic view of the path of a laser beam reflected on a polygon mirror and scanned on a circumference in the laser beam printer of FIG. 6.
  • the largest first digital value d0 is given as a modulation digital signal DGT during the first period t1 to the DAC 1085 of the VCO 1083 of the PLL circuit 108A constituting the clock supply circuit 108.
  • the phases of the reference signal Sr and a division signal S dv from the programmable counter 1084 are compared by the phase detector 1081 and a signal S1081 in accordance with the difference is output to the loop filter 1082.
  • a control voltage V c of the VCO 1083 in accordance with the signal S1081 from the phase detector 1081 is generated and it is output to the VCO 1083.
  • the frequency is modulated by using a modulation rate given as an analog value from the DAC 1085 and the VCO starts oscillation at a modulation frequency f0 in accordance with the control voltage V c from the loop filter 1082 as shown in FIG. 11C. Then, a clock signal CLK opm having the frequency f0 (f op ) is generated and it is output to the laser source 101 and the programmable counter 1084.
  • the frequency f opm of the output modulation clock signal CLK opm of the VCO 1083 is divided exactly by N and a division signal S dv having a frequency of f opm/ N is output to the phase detector 1081.
  • a laser beam L0 is subjected to a predetermined modulation operation in synchronization with the clock signal CLK opm and emitted.
  • the laser beam L0 from the laser source 101 is converted to parallel light by the collimeter lens 102, then converged on the cylindrical lens 103 and focused on a light reflection facet of the polygon mirror 104.
  • the laser beam from the cylindrical lens 103 is reflected at its light reflection facet 1041 to an opposite direction of the arranged position of the photosensitive drum 107.
  • the laser beam LO from the laser source 101 is scanned in a predetermined range by the polygon mirror 104 rotating at a predetermined speed and the f ⁇ lens 105 and irradiated on a predetermined region from one end portion on the photosensitive drum 107 via the reflection optical system 106.
  • the laser beam is scanned over the range indicated by T1 shown in FIG. 12.
  • the smallest second digital value d1 is given as a modulation digital signal DGT during the second period t2 to the DAC 1085 of the VCO 1083 of the PLL circuit 108A constituting the clock supply circuit 108.
  • the frequency is modulated by a modulation rate given as an analog value from the DAC 1085 and, as shown in FIG. 11C, the VCO starts oscillation at a lower modulation frequency f1 than f0 corresponding to the control voltage V c from the loop filter 1082. Then, a clock signal CLK opm having the low frequency f1 (f opm ) is generated and it is output to the laser source 101 and the programmable counter 1084.
  • a laser beam L0 is subjected to a predetermined modulation operation in synchronization with the clock signal CLK opm and emitted.
  • the laser beam L0 from the laser source 101 is converted to parallel light by the collimeter lens 102, converged by the cylindrical lens 103, and focused on the light reflection facet of the polygon mirror 104.
  • the laser beam form the cylindrical lens 103 is reflected at the light reflection facet 1041 to an opposite direction of the arranged position of the photosensitive drum 107.
  • the laser beam LO from the laser source 101 is scanned in a predetermined range by the polygon mirror 104 rotating at a predetermined speed and the f ⁇ lens 105 and irradiated on an approximately center region on the photosensitive drum 107 via the reflection optical system 106.
  • the laser beam is scanned over a range indicated by T2 shown in FIG. 12.
  • a median third digital value d2 is given as a modulation digital signal DGT during the third period t3 to the DAC 1085 of the VCO 1083 of the PLL circuit 108A constituting the clock supply circuit 108.
  • the frequency is modulated by a modulation rate given as an analog value from the DAC 1085 and, as shown in FIG. 11C, the VCO starts oscillation at a higher modulation frequency f2 than f1 corresponding to a control voltage Vc from the loop filter 1082. Then, a clock signal CLK opm having the frequency f2 (f opm ) is generated and it is output to the laser source 101 and the programmable counter 1084.
  • a laser beam L0 is subjected to a predetermined modulation operation in synchronization with the clock signal CLK opm and emitted.
  • the laser beam L0 from the laser source 101 is converted to parallel light by the collimeter lens 102, converged by the cylindrical lens 103, and focused on the light reflection facet of the polygon mirror 104.
  • the laser beam from the cylindrical lens 103 is reflected at the light reflection facet 1041 to an opposite direction of the arranged position of the photosensitive drum 107.
  • the laser beam L0 from the laser source 101 is scanned in a predetermined range by the polygon mirror 104 rotating at a predetermined speed and the f ⁇ lens 105 and irradiate on the rest of the other end portion on the photosensitive drum 107 via the reflection optical system 106.
  • the laser beam is scanned over a range indicated by T3 shown in FIG. 12.
  • a variable frequency oscillator capable of modulating a clock cycle digitally can be easily configured and frequency modulation in the synchronization period can be easily performed while maintaining PLL synchronization.
  • the VCO is controlled by voltage, which is an analog amount
  • a DAC is necessary for digital control by software from the outside, however, in the present embodiment, the DAC is built into the VCO.
  • the modulation amount can therefore be handled as a digital value as it is. It is also possible to give the DAC a modulation function and an oscillation frequency proportional function.
  • a laser beam printer was explained as an example, it is clear that the present invention is not limited to this and can be used in any applications which require frequency modulation.
  • a digital copy machine for example, a digital copy machine, a video apparatus wherein an electron gun is horizontally scanned, a liquid crystal projector, etc. may be mentioned.
  • the above embodiment was configured to modulate the oscillation frequency of the VCO by controlling the modulation degree by a digital value via the DAC, but it can also be configured in other manners.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Facsimile Scanning Arrangements (AREA)
  • Laser Beam Printer (AREA)

Abstract

L'invention porte: sur un oscillateur (1083) à fonction de modulateur capable de moduler une fréquence par adjonction d'un signal de modulation à un signal de commande; et sur un circuit PLL (boucle à phase asservie)(108A) l'utilisant. L'oscillateur est constitué par un anneau (200) de plusieurs étages de retard (201-203) montés en cascade et dont les facteurs de retard sont commandés par un inverseur ou un tampon, et qui émet un signal de commande. Il constitue une boucle fermée à phase inversée, et à fonction de modulateur de fréquences d'oscillations par adjonction d'un signal de modulation au signal de commande dans une partie de l'ensemble des étages de retard.

Claims (12)

  1. Oscillateur pour osciller à une fréquence (fopm) sur la base d'un signal de commande (Vc), comprenant :
    un moyen de modulation (1085) pour moduler la fréquence (fopm) en additionnant un signal de modulation (Ic) au signal de commande, le signal de modulation (Ic) modulant une valeur du signal de commande (Vc) selon des valeurs de signal additionnel incrémenté, dans lequel une pluralité de sources de courant fournissent les valeurs de signal incrémenté, chaque source de courant fournissant un courant pondéré différemment, chaque courant pondéré étant l'une d'un jeu de valeurs m, jeu selon lequel chaque valeur est proportionnelle à 1/2x où x est un nombre entier entre l'unité et m, m représentant un nombre de bits dans un mot binaire de m bits (DGT), et une pluralité de commutateurs commandés par le mot binaire de m bits, chaque commutateur étant agencé pour commuter l'une de la pluralité de sources de courant pondéré différemment afin de fournir la valeur de signal additionnel incrémenté conformément à une valeur d'un chiffre binaire correspondant du mot de m bits.
  2. Oscillateur selon la revendication 1, dans lequel le moyen de modulation (1085) commande un taux de modulation au moyen d'un rapport d'une fréquence d'oscillation sur une valeur de signal de modulation.
  3. Oscillateur selon la revendication 2, dans lequel la valeur de signal de modulation (Ic) est une valeur numérique conformément à la valeur du mot binaire de m bits.
  4. Oscillateur selon la revendication 1, dans lequel l'oscillateur forme un oscillateur du type anneau (200) incluant une pluralité d'étages de retard (INV201, INV202, INV203) qui sont commandés en termes de valeur de retard par un inverseur ou un tampon et par le signal de commande et qui sont connectés en cascade en formant une boucle fermée au moyen d'une phase inversée, et l'oscillateur comprend le moyen de modulation (1083) pour moduler une fréquence d'oscillation en additionnant le signal de modulation au signal de commande dans une partie de la pluralité d'étages de retard (INV201, INV202, INV203).
  5. Oscillateur selon la revendication 4, dans lequel le moyen de modulation (1085) commande le taux de modulation au moyen d'un rapport d'une fréquence d'oscillation sur une valeur de signal de modulation.
  6. Circuit PLL (boucle à verrouillage de phase) comprenant:
    l'oscillateur de la revendication 1 ;
    un détecteur de phase (1081) pour comparer une phase d'un signal de retour d'un signal de sortie avec un signal de référence et pour émettre en sortie un signal indiquant une différence de phase; et
    un filtre en boucle (1082) pour recevoir un signal de sortie du détecteur de phase et pour émettre en sortie un signal de commande pour annuler la différence de phase.
  7. Circuit PLL selon la revendication 6, dans lequel un taux de modulation du moyen de modulation (1085) est commandé au moyen d'un rapport d'une fréquence d'oscillation sur une valeur de signal de modulation.
  8. Circuit PLL selon la revendication 7, dans lequel la valeur de signal de modulation est numérique conformément à la valeur du mot binaire de m bits.
  9. Circuit PLL selon la revendication 6, dans lequel, dans l'oscillateur, un second signal de commande est commandé au moyen d'un signal de commande du filtre en boucle (1081) et la fréquence est commandée au moyen du second signal de commande.
  10. Circuit PLL selon la revendication 6, dans lequel l'oscillateur forme un oscillateur du type anneau incluant une pluralité d'étages de retard (INV201, INV202, INV203) qui sont commandés en termes de valeur de retard par un inverseur ou un tampon et un signal de commande et qui sont connectés en cascade en formant une boucle fermée au moyen d'une phase inversée, et l'oscillateur comprend le moyen de modulation (1085) pour moduler une fréquence d'oscillation en additionnant le signal de modulation au signal de commande dans une partie de la pluralité d'étages de retard.
  11. Circuit PLL selon la revendication 10, dans lequel le moyen de modulation commande le taux de modulation au moyen d'un rapport d'une fréquence d'oscillation sur la valeur de signal de modulation.
  12. Circuit PLL selon la revendication 10, dans lequel, dans l'oscillateur, un second signal de commande est commandé par un signal de commande du filtre en boucle et la fréquence est commandée au moyen du second signal de commande.
EP03719331A 2002-02-25 2003-02-25 Oscillateur, et circuit pll l'utilisant Expired - Lifetime EP1485989B8 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US35960702P 2002-02-25 2002-02-25
US359607P 2002-02-25
PCT/US2003/005879 WO2003073600A1 (fr) 2002-02-25 2003-02-25 Oscillateur, et circuit pll l'utilisant

Publications (4)

Publication Number Publication Date
EP1485989A1 EP1485989A1 (fr) 2004-12-15
EP1485989A4 EP1485989A4 (fr) 2005-05-25
EP1485989B1 true EP1485989B1 (fr) 2007-05-30
EP1485989B8 EP1485989B8 (fr) 2007-10-10

Family

ID=27766110

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03719331A Expired - Lifetime EP1485989B8 (fr) 2002-02-25 2003-02-25 Oscillateur, et circuit pll l'utilisant

Country Status (8)

Country Link
US (1) US6798300B2 (fr)
EP (1) EP1485989B8 (fr)
JP (2) JP2005518744A (fr)
KR (1) KR100984238B1 (fr)
CN (1) CN100492878C (fr)
AU (1) AU2003223201A1 (fr)
DE (1) DE60314101T2 (fr)
WO (1) WO2003073600A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100561439B1 (ko) 2004-07-20 2006-03-17 삼성전자주식회사 비디오 클럭 생성장치 및 방법
JP2006352748A (ja) * 2005-06-20 2006-12-28 Nec Electronics Corp デジタル制御発振器
CN100547905C (zh) * 2005-11-17 2009-10-07 中国科学院半导体研究所 具有温度补偿效应的环路压控振荡器
JP4861714B2 (ja) * 2006-02-02 2012-01-25 株式会社リコー スペクトラム拡散クロック発生回路
KR100803360B1 (ko) 2006-09-14 2008-02-14 주식회사 하이닉스반도체 Ｐｌｌ 회로 및 그 제어 방법
US8378753B2 (en) * 2010-05-07 2013-02-19 Macronix International Co., Ltd. Oscillator with frequency determined by relative magnitudes of current sources
US20120098604A1 (en) * 2010-10-24 2012-04-26 Lee Guo-Hau Ring oscillator and control method of ring oscillator
JP6739150B2 (ja) * 2014-08-08 2020-08-12 株式会社半導体エネルギー研究所 半導体装置、発振回路、位相同期回路及び電子機器

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1990011643A1 (fr) * 1989-03-27 1990-10-04 Motorola, Inc. Synthetiseur de frequence a modulation fm
JPH0444413A (ja) * 1990-06-12 1992-02-14 Nikko Kyodo Co Ltd 発振器
JPH0496428A (ja) * 1990-08-09 1992-03-27 Seiko Instr Inc 無線装置
JPH04172002A (ja) * 1990-11-06 1992-06-19 Matsushita Electric Ind Co Ltd Ｐｌｌ制御によるｆｍ変調回路
JPH06338794A (ja) * 1993-05-28 1994-12-06 Kenwood Corp Ｐｌｌ回路
JP3528203B2 (ja) 1993-06-30 2004-05-17 ソニー株式会社 リング発振器および電圧制御発振器
JPH08279716A (ja) * 1995-04-07 1996-10-22 Victor Co Of Japan Ltd 角度変調回路
US5872488A (en) * 1996-11-15 1999-02-16 Hewlett-Packard Company Dual input voltage controlled oscillator with compensated bang/bang frequency
JP2000004121A (ja) * 1998-06-15 2000-01-07 Brother Ind Ltd 発振変調回路
US6229400B1 (en) * 1999-10-22 2001-05-08 Motorola Inc. Method and apparatus for a calibrated frequency modulation phase locked loop

Also Published As

Publication number Publication date
WO2003073600A1 (fr) 2003-09-04
EP1485989A4 (fr) 2005-05-25
AU2003223201A1 (en) 2003-09-09
JP2005518744A (ja) 2005-06-23
US20030218511A1 (en) 2003-11-27
DE60314101T2 (de) 2008-02-07
KR20040091662A (ko) 2004-10-28
EP1485989A1 (fr) 2004-12-15
CN1650511A (zh) 2005-08-03
DE60314101D1 (de) 2007-07-12
JP2009055626A (ja) 2009-03-12
US6798300B2 (en) 2004-09-28
CN100492878C (zh) 2009-05-27
KR100984238B1 (ko) 2010-09-28
EP1485989B8 (fr) 2007-10-10

Similar Documents

Publication Publication Date Title
US7656422B2 (en) Pulse width modulaton device and image forming apparatus
US5629696A (en) Parallel to serial data converter
US6791596B2 (en) Method and apparatus for image forming capable of effectively generating pixel clock pulses
JP3983449B2 (ja) パルス幅変調回路、光書き込み装置及び画像形成装置
JP2009055626A (ja) 発振器及びそれを用いた位相同期ループ回路
US6154246A (en) Image processing apparatus and image forming apparatus
EP1262023A1 (fr) Procede et appareil de realisation d'un circuit d'horloge destine a la synchronisation d'etalement de spectre ou de frequence a commande numerique
US6807244B2 (en) Frequency synthesizer
US6157400A (en) Method and apparatus for controlling a pixel clock in a rotating polygon type image forming apparatus
EP0210618B1 (fr) Convertisseur de fréquence à utiliser dans une imprimante à laser
US5059987A (en) Synchronizing signal generating system
JP4183156B2 (ja) 画像形成装置
US10895820B2 (en) Pulse signal generation circuit and image forming apparatus including the same
US5122678A (en) Image clock signal generating system with initial phase matching means in phase-locked loop
JP3742513B2 (ja) 画像形成装置
JPH08154040A (ja) 可変周波数発振器
JP2571592B2 (ja) 光走査装置
JP2001341351A (ja) 画像形成装置
JP3149475B2 (ja) 変調装置
JP2006021480A (ja) 画像形成装置
JPS63279657A (ja) 位相同期装置
JPH0373908A (ja) 多点同期方式の光書込み記録装置
JPH05160977A (ja) 変調装置
JPH05236223A (ja) 変調装置
JPS63190395A (ja) 描画装置

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20040915

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK RO

A4 Supplementary search report drawn up and despatched

Effective date: 20050407

RIC1 Information provided on ipc code assigned before grant

Ipc: 7H 03L 1/00 B

Ipc: 7H 03L 7/099 B

Ipc: 7H 03B 5/04 B

Ipc: 7H 03B 5/24 A

Ipc: 7H 03C 3/09 B

Ipc: 7H 03K 3/03 B

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 60314101

Country of ref document: DE

Date of ref document: 20070712

Kind code of ref document: P

RIN2 Information on inventor provided after grant (corrected)

Inventor name: HIROMOTO, KENJI

Inventor name: KOUSAKA, TSUYOSHI

Inventor name: KOMATSU, YOSHIHIRO

Inventor name: KATAKURA, MASAYUKI

Inventor name: FAI BEN, LI, PING

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20080303

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20130227

Year of fee payment: 11

Ref country code: FR

Payment date: 20130311

Year of fee payment: 11

Ref country code: DE

Payment date: 20130227

Year of fee payment: 11

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60314101

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20140225

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20141031

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 60314101

Country of ref document: DE

Effective date: 20140902

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140225

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140902

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20140228