EP1041640A3 - Dispositif de puissance à porte MOS en tranchée et méthode pour sa fabrication - Google Patents
Dispositif de puissance à porte MOS en tranchée et méthode pour sa fabrication Download PDFInfo
- Publication number
- EP1041640A3 EP1041640A3 EP00104705A EP00104705A EP1041640A3 EP 1041640 A3 EP1041640 A3 EP 1041640A3 EP 00104705 A EP00104705 A EP 00104705A EP 00104705 A EP00104705 A EP 00104705A EP 1041640 A3 EP1041640 A3 EP 1041640A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- upper layer
- trench
- layer
- conduction type
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 150000004767 nitrides Chemical class 0.000 abstract 3
- 239000000758 substrate Substances 0.000 abstract 3
- 210000000746 body region Anatomy 0.000 abstract 2
- 239000004020 conductor Substances 0.000 abstract 2
- 239000002019 doping agent Substances 0.000 abstract 2
- 239000004065 semiconductor Substances 0.000 abstract 2
- 239000011810 insulating material Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US283536 | 1999-04-01 | ||
US09/283,536 US20010001494A1 (en) | 1999-04-01 | 1999-04-01 | Power trench mos-gated device and process for forming same |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1041640A2 EP1041640A2 (fr) | 2000-10-04 |
EP1041640A3 true EP1041640A3 (fr) | 2000-10-11 |
Family
ID=23086501
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP00104705A Withdrawn EP1041640A3 (fr) | 1999-04-01 | 2000-03-03 | Dispositif de puissance à porte MOS en tranchée et méthode pour sa fabrication |
Country Status (4)
Country | Link |
---|---|
US (1) | US20010001494A1 (fr) |
EP (1) | EP1041640A3 (fr) |
JP (1) | JP2000299464A (fr) |
KR (1) | KR20000071468A (fr) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002176177A (ja) * | 2000-12-07 | 2002-06-21 | Denso Corp | 半導体装置及びその製造方法 |
US6849898B2 (en) * | 2001-08-10 | 2005-02-01 | Siliconix Incorporated | Trench MIS device with active trench corners and thick bottom oxide |
KR100462365B1 (ko) * | 2001-10-25 | 2004-12-17 | 매그나칩 반도체 유한회사 | 매몰 트랜지스터를 갖는 고전압 반도체 소자 및 그 제조방법 |
ITVA20020005A1 (it) * | 2002-01-25 | 2003-07-25 | St Microelectronics Srl | Flusso di processo per la realizzazione di un transitore mos di potenza a trench di gate con canale di dimensioni scalate |
US6784505B2 (en) * | 2002-05-03 | 2004-08-31 | Fairchild Semiconductor Corporation | Low voltage high density trench-gated power device with uniformly doped channel and its edge termination technique |
JP4604444B2 (ja) * | 2002-12-24 | 2011-01-05 | トヨタ自動車株式会社 | 埋設ゲート型半導体装置 |
GB0312512D0 (en) | 2003-05-31 | 2003-07-09 | Koninkl Philips Electronics Nv | Termination structures for semiconductor devices and the manufacture thereof |
JP3703816B2 (ja) | 2003-06-18 | 2005-10-05 | 株式会社東芝 | 半導体装置 |
JP4945055B2 (ja) * | 2003-08-04 | 2012-06-06 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
GB0404749D0 (en) | 2004-03-03 | 2004-04-07 | Koninkl Philips Electronics Nv | Trench field effect transistor and method of making it |
US7417266B1 (en) * | 2004-06-10 | 2008-08-26 | Qspeed Semiconductor Inc. | MOSFET having a JFET embedded as a body diode |
US7465986B2 (en) | 2004-08-27 | 2008-12-16 | International Rectifier Corporation | Power semiconductor device including insulated source electrodes inside trenches |
JP4059510B2 (ja) * | 2004-10-22 | 2008-03-12 | 株式会社東芝 | 半導体装置及びその製造方法 |
US7671441B2 (en) * | 2005-04-05 | 2010-03-02 | International Rectifier Corporation | Trench MOSFET with sidewall spacer gates |
JP4857610B2 (ja) * | 2005-06-01 | 2012-01-18 | 株式会社日立製作所 | 高圧アナログ・スイッチicおよびそれを使った超音波診断装置 |
US7851349B2 (en) * | 2005-09-26 | 2010-12-14 | Infineon Technologies Austria Ag | Method for producing a connection electrode for two semiconductor zones arranged one above another |
JP2008294384A (ja) | 2007-04-27 | 2008-12-04 | Renesas Technology Corp | 半導体装置 |
USRE45449E1 (en) * | 2007-12-27 | 2015-04-07 | Infineon Technologies Ag | Power semiconductor having a lightly doped drift and buffer layer |
WO2009102684A2 (fr) * | 2008-02-14 | 2009-08-20 | Maxpower Semiconductor Inc. | Structures de dispositifs à semi-conducteurs et procédés s'y rapportant |
US8704295B1 (en) | 2008-02-14 | 2014-04-22 | Maxpower Semiconductor, Inc. | Schottky and MOSFET+Schottky structures, devices, and methods |
JP2009231805A (ja) * | 2008-02-29 | 2009-10-08 | Renesas Technology Corp | 半導体装置 |
JP2010219109A (ja) * | 2009-03-13 | 2010-09-30 | Sanken Electric Co Ltd | トレンチゲート型半導体装置とその製造方法 |
US8633094B2 (en) | 2011-12-01 | 2014-01-21 | Power Integrations, Inc. | GaN high voltage HFET with passivation plus gate dielectric multilayer structure |
US8940620B2 (en) | 2011-12-15 | 2015-01-27 | Power Integrations, Inc. | Composite wafer for fabrication of semiconductor devices |
US8928037B2 (en) | 2013-02-28 | 2015-01-06 | Power Integrations, Inc. | Heterostructure power transistor with AlSiN passivation layer |
JP6107767B2 (ja) | 2013-12-27 | 2017-04-05 | トヨタ自動車株式会社 | 半導体装置とその製造方法 |
KR20160008741A (ko) * | 2014-07-15 | 2016-01-25 | 김장래 | 트렌치 게이트를 구비한 파워 모스펫 및 그 제조 방법 |
DE102015117469A1 (de) * | 2015-10-14 | 2017-04-20 | Infineon Technologies Austria Ag | Verfahren zum herstellen einer halbleitervorrichtung mit grabengate durch verwenden einer screenoxidschicht |
US10096681B2 (en) | 2016-05-23 | 2018-10-09 | General Electric Company | Electric field shielding in silicon carbide metal-oxide-semiconductor (MOS) device cells |
US10032907B2 (en) * | 2016-10-04 | 2018-07-24 | Nexperia B.V. | TrenchMOS |
JP6903931B2 (ja) * | 2017-02-13 | 2021-07-14 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
TWI739252B (zh) * | 2019-12-25 | 2021-09-11 | 杰力科技股份有限公司 | 溝槽式mosfet元件及其製造方法 |
CN111668310A (zh) * | 2020-05-25 | 2020-09-15 | 江苏东海半导体科技有限公司 | 一种深p-阱沟槽mosfet及其制造方法 |
CN113690321B (zh) * | 2021-10-25 | 2022-03-15 | 浙江大学杭州国际科创中心 | 一种碳化硅沟槽栅mosfet及其制造方法 |
CN114038908B (zh) * | 2021-11-30 | 2023-05-26 | 电子科技大学 | 集成二极管的沟槽栅碳化硅mosfet器件及制造方法 |
CN114613848B (zh) * | 2022-05-10 | 2022-07-19 | 南京微盟电子有限公司 | 一种低压沟槽栅功率器件及其制造方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4893160A (en) * | 1987-11-13 | 1990-01-09 | Siliconix Incorporated | Method for increasing the performance of trenched devices and the resulting structure |
US5216275A (en) * | 1991-03-19 | 1993-06-01 | University Of Electronic Science And Technology Of China | Semiconductor power devices with alternating conductivity type high-voltage breakdown regions |
JPH0621468A (ja) * | 1992-06-29 | 1994-01-28 | Toshiba Corp | 絶縁ゲート型半導体装置 |
WO1998004004A1 (fr) * | 1996-07-19 | 1998-01-29 | Siliconix Incorporated | Transistor dmos pour tranchees a haute densite a implant de fond de tranchee |
JPH1032331A (ja) * | 1996-07-15 | 1998-02-03 | Nec Corp | 半導体装置及びその製造方法 |
JPH1126758A (ja) * | 1997-07-03 | 1999-01-29 | Fuji Electric Co Ltd | トレンチ型mos半導体装置およびその製造方法 |
DE19907201A1 (de) * | 1998-02-20 | 1999-09-02 | Nec Corp | Vertikal-MESFET und Verfahren zu dessen Herstellung |
-
1999
- 1999-04-01 US US09/283,536 patent/US20010001494A1/en not_active Abandoned
-
2000
- 2000-03-03 EP EP00104705A patent/EP1041640A3/fr not_active Withdrawn
- 2000-03-22 KR KR1020000014626A patent/KR20000071468A/ko not_active Application Discontinuation
- 2000-03-29 JP JP2000091296A patent/JP2000299464A/ja active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4893160A (en) * | 1987-11-13 | 1990-01-09 | Siliconix Incorporated | Method for increasing the performance of trenched devices and the resulting structure |
US5216275A (en) * | 1991-03-19 | 1993-06-01 | University Of Electronic Science And Technology Of China | Semiconductor power devices with alternating conductivity type high-voltage breakdown regions |
JPH0621468A (ja) * | 1992-06-29 | 1994-01-28 | Toshiba Corp | 絶縁ゲート型半導体装置 |
JPH1032331A (ja) * | 1996-07-15 | 1998-02-03 | Nec Corp | 半導体装置及びその製造方法 |
WO1998004004A1 (fr) * | 1996-07-19 | 1998-01-29 | Siliconix Incorporated | Transistor dmos pour tranchees a haute densite a implant de fond de tranchee |
JPH1126758A (ja) * | 1997-07-03 | 1999-01-29 | Fuji Electric Co Ltd | トレンチ型mos半導体装置およびその製造方法 |
DE19907201A1 (de) * | 1998-02-20 | 1999-09-02 | Nec Corp | Vertikal-MESFET und Verfahren zu dessen Herstellung |
Non-Patent Citations (3)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 018, no. 225 (E - 1541) 22 April 1994 (1994-04-22) * |
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 06 30 April 1998 (1998-04-30) * |
PATENT ABSTRACTS OF JAPAN vol. 1999, no. 04 30 April 1999 (1999-04-30) * |
Also Published As
Publication number | Publication date |
---|---|
US20010001494A1 (en) | 2001-05-24 |
JP2000299464A (ja) | 2000-10-24 |
EP1041640A2 (fr) | 2000-10-04 |
KR20000071468A (ko) | 2000-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1041640A3 (fr) | Dispositif de puissance à porte MOS en tranchée et méthode pour sa fabrication | |
EP1052690A3 (fr) | Procédé de fabrication de dispositifs à grille MOS avec des tranchées auto-alignées | |
US7049194B2 (en) | Trench DMOS device with improved drain contact | |
EP1054451A3 (fr) | Dispositif de puissance à porte MOS comportant une zone dopée et une tranchée étendues et sa méthode de fabrication | |
US5532179A (en) | Method of making a field effect trench transistor having lightly doped epitaxial region on the surface portion thereof | |
TWI270208B (en) | High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and diffusion from regions of oppositely doped polysilicon | |
US7094640B2 (en) | Method of making a trench MOSFET device with improved on-resistance | |
US6380019B1 (en) | Method of manufacturing a transistor with local insulator structure | |
US5821583A (en) | Trenched DMOS transistor with lightly doped tub | |
EP1225622A3 (fr) | Dispositif semi-conducteur et son procédé de fabrication | |
EP1269530B1 (fr) | Procede pour fabriquer un dispositif dmos a tranchee a tension de seuil reduite | |
WO2006017376A3 (fr) | Dispositif electrique semi-conducteur presentant un drain du cote superieur faisant appel a une tranchee d'absorption de courant | |
EP1255302A3 (fr) | Procédé de fabrication de dispositifs à blocage direct et inverse | |
EP1261036A3 (fr) | Dispositif semi-conducteur MOSFET de puissance et sa méthode de fabrication | |
JP2001284584A5 (fr) | ||
EP2020681A3 (fr) | Procédé de fabrication de dispositif à semi-conducteur de grille à tranchée | |
JPH11501458A (ja) | 低減したオン抵抗と耐圧性を有する埋込層を備えたトレンチ形電界効果トランジスタ | |
WO2007110832A3 (fr) | Structure d'un dispositif semiconducteur de puissance pour circuit intégré, et son procédé de fabrication | |
EP1292990A2 (fr) | Transistor mos a tranchees avec profil de corps a double diffusion | |
EP1291907A3 (fr) | Méthode de fabrication de dispositifs semi-conducteurs à haute tension | |
JP2006210368A (ja) | 縦型半導体装置及びその製造方法 | |
EP0827205A3 (fr) | Procédé de fabrication d'un dispositif semi-conducteur | |
JP2007500454A5 (fr) | ||
EP1244150A3 (fr) | MOSFET vertical à électrode de grille en tranchée et méthode de fabrication correspondante | |
EP1239523A3 (fr) | MOSFET de puissance du type à accumulation à électrode de grille en tranchée |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): CH DE FR GB IT LI SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 20010312 |
|
AKX | Designation fees paid |
Free format text: CH DE FR GB IT LI SE |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20031002 |