DE69941383D1 - Logische Schaltung in Stromschaltertechnik - Google Patents

Logische Schaltung in Stromschaltertechnik

Info

Publication number
DE69941383D1
DE69941383D1 DE69941383T DE69941383T DE69941383D1 DE 69941383 D1 DE69941383 D1 DE 69941383D1 DE 69941383 T DE69941383 T DE 69941383T DE 69941383 T DE69941383 T DE 69941383T DE 69941383 D1 DE69941383 D1 DE 69941383D1
Authority
DE
Germany
Prior art keywords
circuit
electrical switch
logical circuit
switch technology
gates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69941383T
Other languages
English (en)
Inventor
Abdellatif Bellaouar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69941383D1 publication Critical patent/DE69941383D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/086—Emitter coupled logic
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09432—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors with coupled sources or source coupled logic
DE69941383T 1998-07-13 1999-07-12 Logische Schaltung in Stromschaltertechnik Expired - Lifetime DE69941383D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/114,780 US20020089353A1 (en) 1998-07-13 1998-07-13 Current mode logic gates for low-voltage high-speed applications

Publications (1)

Publication Number Publication Date
DE69941383D1 true DE69941383D1 (de) 2009-10-22

Family

ID=22357384

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69941383T Expired - Lifetime DE69941383D1 (de) 1998-07-13 1999-07-12 Logische Schaltung in Stromschaltertechnik

Country Status (5)

Country Link
US (3) US20020089353A1 (de)
EP (1) EP0973262B1 (de)
JP (1) JP2000049590A (de)
AT (1) ATE442704T1 (de)
DE (1) DE69941383D1 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5978379A (en) 1997-01-23 1999-11-02 Gadzoox Networks, Inc. Fiber channel learning bridge, learning half bridge, and protocol
US7430171B2 (en) 1998-11-19 2008-09-30 Broadcom Corporation Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost
US6897697B2 (en) * 1999-06-28 2005-05-24 Broadcom Corporation Current-controlled CMOS circuit using higher voltage supply in low voltage CMOS process
US6424194B1 (en) 1999-06-28 2002-07-23 Broadcom Corporation Current-controlled CMOS logic family
US6452152B1 (en) * 2000-02-22 2002-09-17 Pixim, Inc. Sense amplifier having a precision analog reference level for use with image sensors
US6340899B1 (en) 2000-02-24 2002-01-22 Broadcom Corporation Current-controlled CMOS circuits with inductive broadbanding
US6628145B1 (en) * 2001-02-23 2003-09-30 Resonext Communications, Inc. High-speed logic gate
US6864558B2 (en) * 2001-05-17 2005-03-08 Broadcom Corporation Layout technique for C3MOS inductive broadbanding
US7239636B2 (en) 2001-07-23 2007-07-03 Broadcom Corporation Multiple virtual channels for use in network devices
JP3857916B2 (ja) * 2001-12-20 2006-12-13 日本電信電話株式会社 ２モジュラスプリスケーラ回路
US7295555B2 (en) 2002-03-08 2007-11-13 Broadcom Corporation System and method for identifying upper layer protocol message boundaries
US6756821B2 (en) * 2002-07-23 2004-06-29 Broadcom High speed differential signaling logic gate and applications thereof
US7346701B2 (en) 2002-08-30 2008-03-18 Broadcom Corporation System and method for TCP offload
DE10239813B4 (de) * 2002-08-29 2005-09-29 Advanced Micro Devices, Inc., Sunnyvale Elektronische Schaltung mit verbesserter Stromstabilisierung
US7934021B2 (en) 2002-08-29 2011-04-26 Broadcom Corporation System and method for network interfacing
US8180928B2 (en) 2002-08-30 2012-05-15 Broadcom Corporation Method and system for supporting read operations with CRC for iSCSI and iSCSI chimney
US7313623B2 (en) 2002-08-30 2007-12-25 Broadcom Corporation System and method for TCP/IP offload independent of bandwidth delay product
WO2004021626A2 (en) 2002-08-30 2004-03-11 Broadcom Corporation System and method for handling out-of-order frames
US7642085B2 (en) * 2002-12-22 2010-01-05 The Scripps Research Institute Protein arrays
US20040145389A1 (en) * 2003-01-28 2004-07-29 Taiwan Semiconductor Manufacturing Company High speed current mode NOR logic circuit
US6930521B2 (en) * 2003-06-30 2005-08-16 Agilent Technologies, Inc. Circuit for controlling the performance of an integrated circuit
US20090013874A1 (en) * 2004-02-05 2009-01-15 Koninklijke Philips Electronics N.V. Beverage Making Device
US7336104B2 (en) * 2004-06-28 2008-02-26 Technion Research & Development Foundation Ltd. Multiple-output transistor logic circuit
US7187222B2 (en) * 2004-12-17 2007-03-06 Seiko Epson Corporation CMOS master/slave flip-flop with integrated multiplexor
JP2008011132A (ja) * 2006-06-29 2008-01-17 Nec Electronics Corp ９０度移相器
CN103168423A (zh) * 2011-10-14 2013-06-19 旭化成微电子株式会社 输出缓冲器电路
US9614530B2 (en) 2014-12-12 2017-04-04 Samsung Display Co., Ltd. Fast fall and rise time current mode logic buffer
KR102296174B1 (ko) 2015-06-26 2021-08-31 삼성전자주식회사 전자 장치 및 그의 오디오 변환 방법
GR1008812B (el) * 2015-06-26 2016-07-25 Αριστοτελειο Πανεπιστημιο Θεσσαλονικης-Ειδικος Λογαριασμος Κονδυλιων Ερευνας Υψισυχνος διαιρετης συχνοτητας με χρηση μειωμενου υλικου
CN110060639B (zh) * 2019-04-24 2021-07-06 深圳市华星光电半导体显示技术有限公司 阵列基板
RU2710962C1 (ru) * 2019-06-27 2020-01-14 Федеральное государственное бюджетное образовательное учреждение высшего образования "Юго-Западный государственный университет" (ЮЗГУ) Триггерный логический элемент ИЛИ
RU2767177C1 (ru) * 2021-06-30 2022-03-16 Федеральное государственное бюджетное образовательное учреждение высшего образования «Юго-Западный государственный университет» (ЮЗГУ) (RU) Триггерный логический элемент ИЛИ/ИЛИ-НЕ
RU2767176C1 (ru) * 2021-06-30 2022-03-16 Федеральное государственное бюджетное образовательное учреждение высшего образования «Юго-Западный государственный университет» Триггерный логический элемент ИЛИ-НЕ

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590392A (en) 1983-09-19 1986-05-20 Honeywell Inc. Current feedback Schottky logic
JP3003078B2 (ja) * 1989-10-16 2000-01-24 日本無線株式会社 分周比の切換え可能な分周回路
DE4000780C1 (de) * 1990-01-12 1991-07-25 Siemens Ag, 1000 Berlin Und 8000 Muenchen, De
US5055800A (en) * 1990-04-30 1991-10-08 Motorola, Inc. Fractional n/m synthesis
US5373203A (en) 1993-04-05 1994-12-13 Motorola, Inc. Decoder and latching circuit with differential outputs
EP0683566A1 (de) * 1994-05-17 1995-11-22 Siemens Aktiengesellschaft Schaltungsanordnung zum Teilen eines Taktsignals
US5519887A (en) * 1994-08-09 1996-05-21 At&T Corp. Switchable filter phase-locked loop frequency synthesizer device and method for achieving dual-mode cellular communications
US5514982A (en) * 1994-08-18 1996-05-07 Harris Corporation Low noise logic family
JPH0879074A (ja) * 1994-09-05 1996-03-22 Mitsubishi Electric Corp フェーズ・ロックド・ループ回路
US5499280A (en) * 1995-02-02 1996-03-12 Qualcomm Incorporated Clock signal generation
GB2310342A (en) * 1996-02-16 1997-08-20 Northern Telecom Ltd Dual mode radio transceiver front end
US5945848A (en) * 1996-11-19 1999-08-31 Rockwell Semiconductor Systems, Inc. Effectively differential, multiple input OR/NOR gate architecture
US6157693A (en) * 1998-09-30 2000-12-05 Conexant Systems, Inc. Low voltage dual-modulus prescaler circuit using merged pseudo-differential logic

Also Published As

Publication number Publication date
US6265898B1 (en) 2001-07-24
JP2000049590A (ja) 2000-02-18
EP0973262B1 (de) 2009-09-09
EP0973262A2 (de) 2000-01-19
US20020089353A1 (en) 2002-07-11
EP0973262A3 (de) 2000-10-11
US6492840B1 (en) 2002-12-10
ATE442704T1 (de) 2009-09-15

Similar Documents

Publication Publication Date Title
DE69941383D1 (de) Logische Schaltung in Stromschaltertechnik
JP2623374B2 (ja) 出力回路
JP2000151378A5 (de)
JPH07105448B2 (ja) Ｍｏｓ型集積回路
KR960012471A (ko) 전력소비를 감소시키는 cmos 인버터 회로를 가진 시스템 및 그 방법
KR900001042A (ko) Cmos 인버터를 구비한 반도체 집적회로
KR20010033685A (ko) 고성능 저전력 온-칩 상호접속을 위한 차동 혼합 스윙3상태 드라이버 회로
JP2004260242A (ja) 電圧レベルシフタ
KR0176326B1 (ko) 배타적 오아/노아게이트 회로
US20100060338A1 (en) Level shifter with reduced leakage
DE60305103D1 (de) Ausgangstreiber mit Transistoren mit dünnen Gateoxid
KR960012462A (ko) 반도체 집적 회로 및 그 제조 방법
US6252426B1 (en) High speed logic family
TW367653B (en) Division circuit of 4/5
KR940005508B1 (ko) 출력회로
KR940004833A (ko) 씨엠오에스(cmos)회로의 래치업 저감출력 드라이버 및 래치업 저감방법
KR940004967A (ko) 노이즈 경감 회로를 갖는 출력 버퍼 회로
US5898320A (en) Programmable interconnect point having reduced crowbar current
KR910007268A (ko) 출력회로
JPH05122049A (ja) 出力バツフア回路
JPS60236322A (ja) Ｍｏｓトランジスタ回路
KR930014768A (ko) 상보형 금속 산화물 반도체 (cmos)-에미터 결합 논리(ecl)레벨 트랜슬레이터
JP3547852B2 (ja) 半導体装置
JP4034178B2 (ja) 出力バッファ回路
KR940005875Y1 (ko) 씨모스 출력 버퍼회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition