DE69938434D1 - Schutzschaltung gegen hochspannung für standard cmos prozess - Google Patents

Schutzschaltung gegen hochspannung für standard cmos prozess

Info

Publication number
DE69938434D1
DE69938434D1 DE69938434T DE69938434T DE69938434D1 DE 69938434 D1 DE69938434 D1 DE 69938434D1 DE 69938434 T DE69938434 T DE 69938434T DE 69938434 T DE69938434 T DE 69938434T DE 69938434 D1 DE69938434 D1 DE 69938434D1
Authority
DE
Germany
Prior art keywords
gate
cmos process
oxide
high voltage
protection against
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69938434T
Other languages
English (en)
Other versions
DE69938434T2 (de
Inventor
Louis Sze Wong
David Kerry Money
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cochlear Ltd
Original Assignee
Cochlear Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cochlear Ltd filed Critical Cochlear Ltd
Publication of DE69938434D1 publication Critical patent/DE69938434D1/de
Application granted granted Critical
Publication of DE69938434T2 publication Critical patent/DE69938434T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Electronic Switches (AREA)
DE69938434T 1999-06-29 1999-06-29 Schutzschaltung gegen hochspannung für standard cmos prozess Expired - Lifetime DE69938434T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/AU1999/000519 WO2001003301A1 (en) 1999-06-29 1999-06-29 High voltage protection circuit on standard cmos process

Publications (2)

Publication Number Publication Date
DE69938434D1 true DE69938434D1 (de) 2008-05-08
DE69938434T2 DE69938434T2 (de) 2008-09-18

Family

ID=3764586

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69938434T Expired - Lifetime DE69938434T2 (de) 1999-06-29 1999-06-29 Schutzschaltung gegen hochspannung für standard cmos prozess

Country Status (8)

Country Link
US (1) US6377075B1 (de)
EP (1) EP1190487B1 (de)
JP (1) JP4763192B2 (de)
AT (1) ATE390761T1 (de)
AU (1) AU761220B2 (de)
CA (1) CA2377896A1 (de)
DE (1) DE69938434T2 (de)
WO (1) WO2001003301A1 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7199612B2 (en) * 2002-08-12 2007-04-03 Broadcom Corporation Method and circuit for reducing HCI stress
US7068091B1 (en) * 2003-02-27 2006-06-27 Cypress Semiconductor Corporation Voltage translator circuit formed using low voltage transistors
US7274209B1 (en) 2003-06-26 2007-09-25 Cypress Semiconductor Corporation Low voltage to high voltage signal level translator with improved performance
EP1492232A1 (de) 2003-06-27 2004-12-29 Dialog Semiconductor GmbH Komparator mit Hochspannungseingängen in einem erweiterten CMOS-Prozess für Hochspannungspegel
US7205830B2 (en) * 2005-01-04 2007-04-17 International Business Machines Corporation Analog MOS circuits having reduced voltage stress
US7332956B2 (en) * 2005-10-27 2008-02-19 International Business Machines Corporation Method to avoid device stressing
US7741874B2 (en) * 2006-04-12 2010-06-22 Nxp B.V. Electronic circuit
JP4991436B2 (ja) * 2007-08-02 2012-08-01 キヤノン株式会社 撮像装置及び撮像システム
US7694243B2 (en) * 2007-12-27 2010-04-06 International Business Machines Corporation Avoiding device stressing
US8154270B2 (en) * 2009-02-13 2012-04-10 Standard Microsystems Corporation Power-up control for very low-power systems
CN102782806A (zh) 2010-03-04 2012-11-14 株式会社安川电机 工作台装置
US9086709B2 (en) 2013-05-28 2015-07-21 Newlans, Inc. Apparatus and methods for variable capacitor arrays
US9570222B2 (en) 2013-05-28 2017-02-14 Tdk Corporation Vector inductor having multiple mutually coupled metalization layers providing high quality factor
US9461610B2 (en) 2014-12-03 2016-10-04 Tdk Corporation Apparatus and methods for high voltage variable capacitors
US9735752B2 (en) 2014-12-03 2017-08-15 Tdk Corporation Apparatus and methods for tunable filters
US9671812B2 (en) 2014-12-17 2017-06-06 Tdk Corporation Apparatus and methods for temperature compensation of variable capacitors
US9362882B1 (en) 2015-01-23 2016-06-07 Tdk Corporation Apparatus and methods for segmented variable capacitor arrays
US10382002B2 (en) 2015-03-27 2019-08-13 Tdk Corporation Apparatus and methods for tunable phase networks
US9680426B2 (en) 2015-03-27 2017-06-13 Tdk Corporation Power amplifiers with tunable notches
US9595942B2 (en) 2015-03-30 2017-03-14 Tdk Corporation MOS capacitors with interleaved fingers and methods of forming the same
US10073482B2 (en) 2015-03-30 2018-09-11 Tdk Corporation Apparatus and methods for MOS capacitor structures for variable capacitor arrays
US10042376B2 (en) 2015-03-30 2018-08-07 Tdk Corporation MOS capacitors for variable capacitor arrays and methods of forming the same
US9973155B2 (en) 2015-07-09 2018-05-15 Tdk Corporation Apparatus and methods for tunable power amplifiers
WO2021171482A1 (ja) * 2020-02-27 2021-09-02 株式会社ソシオネクスト 出力回路、送信回路及び半導体集積回路

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54140481A (en) * 1978-04-21 1979-10-31 Nec Corp Semiconductor device
JPS577969A (en) * 1980-06-18 1982-01-16 Toshiba Corp Semiconductor integrated circuit
US4508978A (en) * 1982-09-16 1985-04-02 Texas Instruments Incorporated Reduction of gate oxide breakdown for booted nodes in MOS integrated circuits
JPS6187357A (ja) * 1984-09-18 1986-05-02 Sanyo Electric Co Ltd 半導体集積回路装置
JPH0738583B2 (ja) * 1985-01-26 1995-04-26 株式会社東芝 半導体集積回路
JPS61276249A (ja) * 1985-05-30 1986-12-06 Toshiba Corp 入力保護回路
JPH0536919A (ja) * 1991-07-29 1993-02-12 Nec Corp 半導体集積回路装置
US5136190A (en) * 1991-08-07 1992-08-04 Micron Technology, Inc. CMOS voltage level translator circuit
KR940009696B1 (ko) * 1991-10-08 1994-10-15 현대전자산업주식회사 열 캐리어 방지 회로
JP3197920B2 (ja) * 1991-10-31 2001-08-13 富士通株式会社 半導体集積回路
JP3554353B2 (ja) * 1994-02-14 2004-08-18 シーメンス アクチエンゲゼルシヤフト 電界効果トランジスタの保護装置
US5440249A (en) * 1994-05-03 1995-08-08 Motorola, Inc. Voltage level translator circuit with cascoded output transistors
US5633602A (en) * 1995-09-14 1997-05-27 Ncr Corporation Low voltage CMOS to low voltage PECL converter
US5726589A (en) * 1995-11-01 1998-03-10 International Business Machines Corporation Off-chip driver circuit with reduced hot-electron degradation
US5892371A (en) * 1996-02-12 1999-04-06 Advanced Micro Devices, Inc. Gate oxide voltage limiting devices for digital circuits
JP2993462B2 (ja) * 1997-04-18 1999-12-20 日本電気株式会社 出力バッファ回路
KR100261558B1 (ko) * 1997-07-15 2000-07-15 김영환 씨모스 디지탈 레벨 시프트 회로
US6130557A (en) * 1999-04-26 2000-10-10 Ati Technologies, Inc. Three level pre-buffer voltage level shifting circuit and method

Also Published As

Publication number Publication date
JP4763192B2 (ja) 2011-08-31
EP1190487A1 (de) 2002-03-27
AU4591099A (en) 2001-01-22
WO2001003301A1 (en) 2001-01-11
JP2003504860A (ja) 2003-02-04
EP1190487B1 (de) 2008-03-26
ATE390761T1 (de) 2008-04-15
US6377075B1 (en) 2002-04-23
CA2377896A1 (en) 2001-01-11
AU761220B2 (en) 2003-05-29
EP1190487A4 (de) 2003-07-16
DE69938434T2 (de) 2008-09-18

Similar Documents

Publication Publication Date Title
DE69938434D1 (de) Schutzschaltung gegen hochspannung für standard cmos prozess
US6208171B1 (en) Semiconductor integrated circuit device with low power consumption and simple manufacturing steps
US5808480A (en) High voltage swing output buffer in low voltage technology
Poon et al. New considerations for MOSFET power clamps
KR950030487A (ko) 래치-업을 방지한 씨모스형 데이타 출력버퍼
KR100800482B1 (ko) 부스팅 회로를 구비하는 레벨 쉬프터
KR970707637A (ko) 비휘발성 메모리 집적 회로의 고전압 스위칭용 고전압 레벨 시프터(high voltage level shifter for switching high voltage in non-volatile memory integrated circuits)
KR20130133678A (ko) 복수의 파워 도메인을 갖는 회로에 대한 esd 보호 디바이스
KR970030778A (ko) 정전방전 (EDS:Electro-static Discharge) 및 래치 업(Latch-up) 방지회로
Larsen et al. High-voltage pulse-triggered SR latch level-shifter design considerations
US20020017943A1 (en) Voltage level converter circuit improved in operation reliability
KR970013732A (ko) 멀티파워를 사용하는 데이타 출력버퍼
US5381056A (en) CMOS buffer having output terminal overvoltage-caused latch-up protection
US6785107B1 (en) Power sequence protection for a level shifter
KR940025175A (ko) 반도체 집적회로의 중간전위 발생회로
US20230147226A1 (en) Size setting method for power switch transistor and system thereof
JP3448361B2 (ja) レベルシフト回路の製造方法
JP3810384B2 (ja) スイッチング回路およびトランジスタ保護方法
KR200329174Y1 (ko) 저 전력 소비형 버퍼
GB2207572A (en) CMOS exclusive ORing circuit
KR100271207B1 (ko) 보조 트랜지스터를 구비한 고속/저전력 전계효과트랜지스터
GB2245098A (en) Logic circuits
KR20040015649A (ko) 반도체 장치의 입력버퍼
KR19980073447A (ko) 반도체 메모리 장치의 입력 버퍼
KR960019710A (ko) 트랜지스터의 파괴를 방지하는 반도체 집적회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: GRUENECKER, KINKELDEY, STOCKMAIR & SCHWANHAEUSSER,