DE69714763T2 - Nichtflüchtige speichermatrix mit gleichzeitiger lese- und schreiboperation - Google Patents

Nichtflüchtige speichermatrix mit gleichzeitiger lese- und schreiboperation

Info

Publication number
DE69714763T2
DE69714763T2 DE69714763T DE69714763T DE69714763T2 DE 69714763 T2 DE69714763 T2 DE 69714763T2 DE 69714763 T DE69714763 T DE 69714763T DE 69714763 T DE69714763 T DE 69714763T DE 69714763 T2 DE69714763 T2 DE 69714763T2
Authority
DE
Germany
Prior art keywords
volatile storage
writing operation
storage matrix
simultaneous reading
simultaneous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69714763T
Other languages
English (en)
Other versions
DE69714763D1 (de
Inventor
Buskirk Michael Van
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69714763D1 publication Critical patent/DE69714763D1/de
Publication of DE69714763T2 publication Critical patent/DE69714763T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
    • G11C2216/22—Nonvolatile memory in which reading can be carried out from one memory bank or array whilst a word or sector in another bank or array is being erased or programmed simultaneously

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
  • Non-Volatile Memory (AREA)
DE69714763T 1996-12-20 1997-06-11 Nichtflüchtige speichermatrix mit gleichzeitiger lese- und schreiboperation Expired - Lifetime DE69714763T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/769,009 US5847998A (en) 1996-12-20 1996-12-20 Non-volatile memory array that enables simultaneous read and write operations
PCT/US1997/010082 WO1998028749A1 (en) 1996-12-20 1997-06-11 Non-volatile memory array that enables simultaneous read and write operations

Publications (2)

Publication Number Publication Date
DE69714763D1 DE69714763D1 (de) 2002-09-19
DE69714763T2 true DE69714763T2 (de) 2003-04-24

Family

ID=25084142

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69714763T Expired - Lifetime DE69714763T2 (de) 1996-12-20 1997-06-11 Nichtflüchtige speichermatrix mit gleichzeitiger lese- und schreiboperation

Country Status (5)

Country Link
US (1) US5847998A (de)
EP (1) EP0944906B1 (de)
DE (1) DE69714763T2 (de)
TW (1) TW350957B (de)
WO (1) WO1998028749A1 (de)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6038636A (en) * 1998-04-27 2000-03-14 Lexmark International, Inc. Method and apparatus for reclaiming and defragmenting a flash memory device
JPH11328986A (ja) * 1998-05-12 1999-11-30 Nec Corp 半導体記憶装置およびそのマルチライト方法
US6033955A (en) * 1998-09-23 2000-03-07 Advanced Micro Devices, Inc. Method of making flexibly partitioned metal line segments for a simultaneous operation flash memory device with a flexible bank partition architecture
US6275894B1 (en) 1998-09-23 2001-08-14 Advanced Micro Devices, Inc. Bank selector circuit for a simultaneous operation flash memory device with a flexible bank partition architecture
US5995415A (en) * 1998-09-23 1999-11-30 Advanced Micro Devices, Inc. Simultaneous operation flash memory device with a flexible bank partition architecture
US6005803A (en) * 1998-09-23 1999-12-21 Advanced Micro Devices, Inc. Memory address decoding circuit for a simultaneous operation flash memory device with a flexible bank partition architecture
KR100560634B1 (ko) * 1999-01-13 2006-03-16 삼성전자주식회사 불휘발성 반도체 메모리 장치
US6377502B1 (en) * 1999-05-10 2002-04-23 Kabushiki Kaisha Toshiba Semiconductor device that enables simultaneous read and write/erase operation
EP1073064A1 (de) * 1999-07-30 2001-01-31 STMicroelectronics S.r.l. Nichtflüchtiger Speicher mit die funktioneller Fähigkeit von Inhaltsveränderung und gleichzeitig Burst- oder Seitenmoduslesung
US6233178B1 (en) * 1999-10-14 2001-05-15 Conexant Systems, Inc. Method and apparatus for pre-conditioning flash memory devices
US6163478A (en) 1999-10-19 2000-12-19 Advanced Micro Devices, Inc. Common flash interface implementation for a simultaneous operation flash memory device
US6550028B1 (en) 1999-10-19 2003-04-15 Advanced Micro Devices, Inc. Array VT mode implementation for a simultaneous operation flash memory device
US6331950B1 (en) 1999-10-19 2001-12-18 Fujitsu Limited Write protect input implementation for a simultaneous operation flash memory device
US6397313B1 (en) 1999-10-19 2002-05-28 Advanced Micro Devices, Inc. Redundant dual bank architecture for a simultaneous operation flash memory
US6118698A (en) * 1999-10-19 2000-09-12 Advanced Micro Devices, Inc. Output multiplexing implementation for a simultaneous operation flash memory device
US6185128B1 (en) 1999-10-19 2001-02-06 Advanced Micro Devices, Inc. Reference cell four-way switch for a simultaneous operation flash memory device
US6111787A (en) 1999-10-19 2000-08-29 Advanced Micro Devices, Inc. Address transistion detect timing architecture for a simultaneous operation flash memory device
US6327181B1 (en) 1999-10-19 2001-12-04 Advanced Micro Devices Inc. Reference cell bitline path architecture for a simultaneous operation flash memory device
US6201753B1 (en) 1999-10-19 2001-03-13 Advanced Micro Devices, Inc. Latching CAM data in a flash memory device
US6259633B1 (en) 1999-10-19 2001-07-10 Advanced Micro Devices, Inc. Sense amplifier architecture for sliding banks for a simultaneous operation flash memory device
US6662262B1 (en) * 1999-10-19 2003-12-09 Advanced Micro Devices, Inc. OTP sector double protection for a simultaneous operation flash memory
US6359808B1 (en) 1999-10-19 2002-03-19 Advanced Micro Devices, Inc. Low voltage read cascode for 2V/3V and different bank combinations without metal options for a simultaneous operation flash memory device
US6571307B1 (en) 1999-10-19 2003-05-27 Advanced Micro Devices, Inc. Multiple purpose bus for a simultaneous operation flash memory device
US6285585B1 (en) 1999-10-19 2001-09-04 Advaned Micro Devices, Inc. Output switching implementation for a flash memory device
US6240020B1 (en) 1999-10-25 2001-05-29 Advanced Micro Devices Method of bitline shielding in conjunction with a precharging scheme for nand-based flash memory devices
US6175523B1 (en) 1999-10-25 2001-01-16 Advanced Micro Devices, Inc Precharging mechanism and method for NAND-based flash memory devices
US6201737B1 (en) 2000-01-28 2001-03-13 Advanced Micro Devices, Inc. Apparatus and method to characterize the threshold distribution in an NROM virtual ground array
US6272043B1 (en) 2000-01-28 2001-08-07 Advanced Micro Devices, Inc. Apparatus and method of direct current sensing from source side in a virtual ground array
US6222768B1 (en) 2000-01-28 2001-04-24 Advanced Micro Devices, Inc. Auto adjusting window placement scheme for an NROM virtual ground array
US6215705B1 (en) 2000-02-10 2001-04-10 Advanced Micro Devices, Inc. Simultaneous program, program-verify scheme
US6266281B1 (en) 2000-02-16 2001-07-24 Advanced Micro Devices, Inc. Method of erasing non-volatile memory cells
US6285583B1 (en) 2000-02-17 2001-09-04 Advanced Micro Devices, Inc. High speed sensing to detect write protect state in a flash memory device
US6240040B1 (en) 2000-03-15 2001-05-29 Advanced Micro Devices, Inc. Multiple bank simultaneous operation for a flash memory
US6851026B1 (en) 2000-07-28 2005-02-01 Micron Technology, Inc. Synchronous flash memory with concurrent write and read operation
JP2001344986A (ja) 2000-06-05 2001-12-14 Mitsubishi Electric Corp 不揮発性半導体記憶装置
US7096324B1 (en) * 2000-06-12 2006-08-22 Altera Corporation Embedded processor with dual-port SRAM for programmable logic
US6772273B1 (en) 2000-06-29 2004-08-03 Intel Corporation Block-level read while write method and apparatus
US6654848B1 (en) * 2000-09-15 2003-11-25 Advanced Micro Devices, Inc. Simultaneous execution command modes in a flash memory device
US6976114B1 (en) * 2001-01-25 2005-12-13 Rambus Inc. Method and apparatus for simultaneous bidirectional signaling in a bus topology
US6492881B2 (en) * 2001-01-31 2002-12-10 Compaq Information Technologies Group, L.P. Single to differential logic level interface for computer systems
US6584034B1 (en) * 2001-04-23 2003-06-24 Aplus Flash Technology Inc. Flash memory array structure suitable for multiple simultaneous operations
US6628563B1 (en) 2001-07-09 2003-09-30 Aplus Flash Technology, Inc. Flash memory array for multiple simultaneous operations
US6781914B2 (en) 2001-08-23 2004-08-24 Winbond Electronics Corp. Flash memory having a flexible bank partition
JP4157285B2 (ja) 2001-08-31 2008-10-01 株式会社東芝 不揮発性半導体メモリ
JP4127605B2 (ja) * 2001-09-07 2008-07-30 株式会社東芝 半導体記憶装置
JP2003123488A (ja) * 2001-10-11 2003-04-25 Toshiba Corp 半導体記憶装置
EP1327992B1 (de) * 2002-01-11 2005-03-30 STMicroelectronics S.r.l. Architektur eines Flash-EEPROMs, der gleichzeitig während des Löschens oder Programmierens von einem oder mehreren anderen Sektoren, lesbar ist.
US6880056B2 (en) * 2002-03-28 2005-04-12 Hewlett-Packard Development, L.P. Memory array and method with simultaneous read/write capability
US7061792B1 (en) * 2002-08-10 2006-06-13 National Semiconductor Corporation Low AC power SRAM architecture
KR100490084B1 (ko) * 2002-09-12 2005-05-17 삼성전자주식회사 효율적인 리던던시 구제율을 갖는 반도체 메모리 장치
ITTO20021035A1 (it) * 2002-11-29 2004-05-30 St Microelectronics Srl Dispositivo di memoria non volatile a lettura e scrittura simulante.
US6950348B2 (en) * 2003-06-20 2005-09-27 Sandisk Corporation Source controlled operation of non-volatile memories
JP4217242B2 (ja) * 2003-08-18 2009-01-28 富士通マイクロエレクトロニクス株式会社 不揮発性半導体メモリ
US7058754B2 (en) * 2003-12-22 2006-06-06 Silicon Storage Technology, Inc. Nonvolatile memory device capable of simultaneous erase and program of different blocks
US7307884B2 (en) * 2004-06-15 2007-12-11 Sandisk Corporation Concurrent programming of non-volatile memory
US7110304B1 (en) * 2004-08-26 2006-09-19 Altera Corporation Dual port memory array using shared write drivers and read sense amplifiers
US7200693B2 (en) 2004-08-27 2007-04-03 Micron Technology, Inc. Memory system and method having unidirectional data buses
US7209405B2 (en) * 2005-02-23 2007-04-24 Micron Technology, Inc. Memory device and method having multiple internal data buses and memory bank interleaving
US20070028027A1 (en) * 2005-07-26 2007-02-01 Micron Technology, Inc. Memory device and method having separate write data and read data buses
US8130528B2 (en) 2008-08-25 2012-03-06 Sandisk 3D Llc Memory system with sectional data lines
US8027209B2 (en) 2008-10-06 2011-09-27 Sandisk 3D, Llc Continuous programming of non-volatile memory
US8279650B2 (en) 2009-04-20 2012-10-02 Sandisk 3D Llc Memory system with data line switching scheme
US8850103B2 (en) 2009-08-28 2014-09-30 Microsoft Corporation Interruptible NAND flash memory
US8400822B2 (en) 2010-03-22 2013-03-19 Qualcomm Incorporated Multi-port non-volatile memory that includes a resistive memory element
WO2012168954A1 (en) * 2011-06-10 2012-12-13 Micron Technology Inc. Apparatus and methods to perform read-while write (rww) operations
US9275181B2 (en) * 2012-09-21 2016-03-01 Taiwan Semiconductor Manufacturing Company Limited Cell design
US9508636B2 (en) 2013-10-16 2016-11-29 Intel Corporation Integrated circuit package substrate
US9275955B2 (en) * 2013-12-18 2016-03-01 Intel Corporation Integrated circuit package with embedded bridge
DE102021107045A1 (de) 2021-03-10 2022-09-15 Elmos Semiconductor Se Rechnersystem für eine Motorsteuerung mit einem Programmspeicher und einem Datenspeicher

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61246997A (ja) * 1985-04-23 1986-11-04 Toshiba Corp 電気的消去・再書込み可能型読出し専用メモリ
JPS6240698A (ja) * 1985-08-16 1987-02-21 Fujitsu Ltd 半導体記憶装置
US4752871A (en) * 1985-09-30 1988-06-21 Motorola, Inc. Single-chip microcomputer having a program register for controlling two EEPROM arrays
JPS6386197A (ja) * 1986-09-29 1988-04-16 Mitsubishi Electric Corp 不揮発性半導体記憶装置
US5007022A (en) * 1987-12-21 1991-04-09 Texas Instruments Incorporated Two-port two-transistor DRAM
DE68928341T2 (de) * 1988-12-05 1998-01-29 Texas Instruments Inc Integrierte Schaltungskonfiguration mit schneller örtlicher Zugriffszeit
US5287469A (en) * 1988-12-27 1994-02-15 Nec Corporation Electrically erasable and programmable non-volatile memory (EEPROM), wherein write pulses can be interrupted by subsequently received read requests
JP2601951B2 (ja) * 1991-01-11 1997-04-23 株式会社東芝 半導体集積回路
US5276642A (en) * 1991-07-15 1994-01-04 Micron Technology, Inc. Method for performing a split read/write operation in a dynamic random access memory
US5245572A (en) * 1991-07-30 1993-09-14 Intel Corporation Floating gate nonvolatile memory with reading while writing capability
JP3143161B2 (ja) * 1991-08-29 2001-03-07 三菱電機株式会社 不揮発性半導体メモリ
JPH06215590A (ja) * 1993-01-13 1994-08-05 Nec Ic Microcomput Syst Ltd フラッシュ消去型不揮発性メモリ
JP3464271B2 (ja) * 1994-04-12 2003-11-05 三菱電機株式会社 不揮発性半導体記憶装置
EP0757835A1 (de) * 1994-04-29 1997-02-12 Atmel Corporation Nicht-flüchtige hochgeschwindigkeits-eeprom-zelle und verfahren
US5592435A (en) * 1994-06-03 1997-01-07 Intel Corporation Pipelined read architecture for memory
US5506810A (en) * 1994-08-16 1996-04-09 Cirrus Logic, Inc. Dual bank memory and systems using the same
EP0745995B1 (de) * 1995-05-05 2001-04-11 STMicroelectronics S.r.l. Anordnung von nichtflüchtigen EEPROM,insbesondere Flash-EEPROM
JP3824689B2 (ja) * 1995-09-05 2006-09-20 株式会社ルネサステクノロジ 同期型半導体記憶装置

Also Published As

Publication number Publication date
US5847998A (en) 1998-12-08
EP0944906A1 (de) 1999-09-29
DE69714763D1 (de) 2002-09-19
EP0944906B1 (de) 2002-08-14
TW350957B (en) 1999-01-21
WO1998028749A1 (en) 1998-07-02

Similar Documents

Publication Publication Date Title
DE69714763D1 (de) Nichtflüchtige speichermatrix mit gleichzeitiger lese- und schreiboperation
DE69431053D1 (de) Elektrisch löschbarer, unmittelbar überschreibbarer, aus multibit-einzelzellen bestehender speicher und daraus hergestellte speichermatrix
HK1018658A1 (en) Combined program and data nonvolatile memory with concurrent program-read/data write capability.
DE69430668D1 (de) Flash-speicher mit verringerter löschung und überschreibung
DE69517978D1 (de) Nichtflüchtige speicheranordnung mit schutzanordnung
DE69719301T2 (de) Flüchtiger Speicherchip mit nicht-flüchtigen Speicherplätzen zur Speicherung von Qualitätsinformation
GB2294562B (en) Memory card and recording,reproducing and erasing method using the same
DE69820164D1 (de) Speichervorrichtung sowie Datenlese- und Schreibverfahren
DE69520265D1 (de) Ferroelektrische Speicherzelle und ihre Lese- und Schreibeverfahren
DE69619794D1 (de) Speicherzelle zum lesen und schreiben einer registerbank
DE19581379D2 (de) Fingerring mit Informationsspeichereinheit
DE3580962D1 (de) Nichtfluechtige dynamische schreib-/lesespeicher mit wahlfreiem zugriff.
DE69414459T2 (de) Dynamischer Speicher mit Referenzzellen
DE69626654D1 (de) Mehrfaches schreiben pro einfachem löschen in nichtflüchtigem speicher
DE69527252D1 (de) Lesen einer Bitleitung in einer Speichermatrix
DE69502400T2 (de) Feuerdetektor mit nichtflüchtigem speicher
DE69700156D1 (de) Serieller Zugriffsspeicher mit Schreibsicherung
DE69420443D1 (de) Datenspeicher mit vorbestimmten logischen Bereichen
DE69626631D1 (de) Seitenmodusspeicher mit Mehrpegelspeicherzellen
DE69940369D1 (de) Nichtflüchtiger Speicher mit Burstlesebetrieb sowie entsprechendes Leseverfahren
DE69327804D1 (de) Lösch- und programmprüfungsschaltung für nichtflüchtige speicher
DE69400219D1 (de) Nicht-flüchtiger elektrisch veränderbarer Speicher mit Schreibsteuerung
FR2765719B1 (fr) Perfectionnement aux memoires a acces sequentiels
DE69839019D1 (de) Schreibgerät mit abstandhalter und patrone
DE69613431T2 (de) Matrix-Schreib-/Lesekopf mit Zickzackstruktur

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES, INC., GARAND CAYMAN, KY