DE69231494T2 - Vorrichtung für ESD-Schutz - Google Patents
Vorrichtung für ESD-SchutzInfo
- Publication number
- DE69231494T2 DE69231494T2 DE69231494T DE69231494T DE69231494T2 DE 69231494 T2 DE69231494 T2 DE 69231494T2 DE 69231494 T DE69231494 T DE 69231494T DE 69231494 T DE69231494 T DE 69231494T DE 69231494 T2 DE69231494 T2 DE 69231494T2
- Authority
- DE
- Germany
- Prior art keywords
- gate
- esd
- drain
- transistor
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
- H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
- H10D89/811—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements
- H10D89/813—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements specially adapted to provide an electrical current path other than the field-effect induced current path
- H10D89/814—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using FETs as protective elements specially adapted to provide an electrical current path other than the field-effect induced current path involving a parasitic bipolar transistor triggered by the electrical biasing of the gate electrode of the FET, e.g. gate coupled transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F1/00—Magnets or magnetic bodies characterised by the magnetic materials therefor; Selection of materials for their magnetic properties
- H01F1/01—Magnets or magnetic bodies characterised by the magnetic materials therefor; Selection of materials for their magnetic properties of inorganic materials
- H01F1/03—Magnets or magnetic bodies characterised by the magnetic materials therefor; Selection of materials for their magnetic properties of inorganic materials characterised by their coercivity
- H01F1/0302—Magnets or magnetic bodies characterised by the magnetic materials therefor; Selection of materials for their magnetic properties of inorganic materials characterised by their coercivity characterised by unspecified or heterogeneous hardness or specially adapted for magnetic hardness transitions
- H01F1/0306—Metals or alloys, e.g. LAVES phase alloys of the MgCu2-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US81506991A | 1991-12-27 | 1991-12-27 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69231494D1 DE69231494D1 (de) | 2000-11-09 |
| DE69231494T2 true DE69231494T2 (de) | 2001-05-10 |
Family
ID=25216765
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69231494T Expired - Fee Related DE69231494T2 (de) | 1991-12-27 | 1992-12-22 | Vorrichtung für ESD-Schutz |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0549320B1 (enExample) |
| JP (1) | JPH05347409A (enExample) |
| DE (1) | DE69231494T2 (enExample) |
| TW (1) | TW217467B (enExample) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA2115477A1 (en) * | 1994-02-11 | 1995-08-12 | Jonathan H. Orchard-Webb | Esd input protection arrangement |
| FR2723800B1 (fr) * | 1994-08-19 | 1997-01-03 | Thomson Csf Semiconducteurs | Circuit de protection contre les decharges electrostatiques |
| FR2738682B1 (fr) * | 1995-09-11 | 1997-11-21 | Sgs Thomson Microelectronics | Dispositif de protection contre des surtensions |
| KR100190386B1 (ko) * | 1995-09-28 | 1999-06-01 | 김영환 | 정전방전 방지회로용 트랜지스터 |
| JP3169844B2 (ja) * | 1996-12-11 | 2001-05-28 | 日本電気株式会社 | 半導体装置 |
| GB2336241B (en) * | 1998-01-15 | 2000-06-14 | United Microelectronics Corp | Substrate-triggering electrostatic dicharge protection circuit for deep-submicron integrated circuits |
| TW363261B (en) * | 1998-01-15 | 1999-07-01 | United Microelectronics Corp | Protection circuit for substrate triggering electrostatic discharge |
| NL1008963C2 (nl) * | 1998-04-22 | 1999-10-25 | United Microelectronics Corp | Beveiligingsschakeling tegen elektrostatische ontlading met substraat-triggering voor diep-submicron geïntegreerde schakelingen. |
| US6411480B1 (en) | 1999-03-01 | 2002-06-25 | International Business Machines Corporation | Substrate pumped ESD network with trench structure |
| JP2001308282A (ja) | 2000-04-19 | 2001-11-02 | Nec Corp | 半導体装置 |
| DE102004004585A1 (de) * | 2004-01-29 | 2005-08-18 | Infineon Technologies Ag | Integrierter Widerstand und Herstellungsverfahren |
| JP5486962B2 (ja) * | 2009-04-28 | 2014-05-07 | 株式会社メガチップス | 半導体集積回路 |
| JP5404343B2 (ja) * | 2009-11-25 | 2014-01-29 | シャープ株式会社 | 静電気放電保護回路 |
| CN101834182B (zh) * | 2010-03-23 | 2011-12-21 | 浙江大学 | 一种动态栅极电阻调制的栅极耦合nmos管 |
| CN120035177A (zh) * | 2025-03-21 | 2025-05-23 | 北京智芯微电子科技有限公司 | Ldmosfet结构的esd器件及制造方法、芯片 |
| CN120152348A (zh) * | 2025-03-21 | 2025-06-13 | 北京智芯微电子科技有限公司 | Ldmosfet结构的esd器件及制造方法、芯片 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3746946A (en) * | 1972-10-02 | 1973-07-17 | Motorola Inc | Insulated gate field-effect transistor input protection circuit |
| JPS57109375A (en) * | 1980-12-26 | 1982-07-07 | Fujitsu Ltd | Mis type transistor protection circuit |
| US4605980A (en) * | 1984-03-02 | 1986-08-12 | Zilog, Inc. | Integrated circuit high voltage protection |
| JPS6331157A (ja) * | 1986-07-24 | 1988-02-09 | Fujitsu Ltd | C−mos lsiの保護回路 |
| US4855620A (en) * | 1987-11-18 | 1989-08-08 | Texas Instruments Incorporated | Output buffer with improved ESD protection |
| US4829350A (en) * | 1988-05-05 | 1989-05-09 | National Semiconductor Corporation | Electrostatic discharge integrated circuit protection |
| DE3907523A1 (de) * | 1989-03-08 | 1990-09-20 | Siemens Ag | Schutzschaltung gegen ueberspannungen fuer mos-bauelemente |
| FR2652449A1 (fr) * | 1989-09-22 | 1991-03-29 | Sgs Thomson Microelectronics | Dispositif de protection electrostatique pour broche de circuit integre. |
-
1992
- 1992-12-22 EP EP92311688A patent/EP0549320B1/en not_active Expired - Lifetime
- 1992-12-22 DE DE69231494T patent/DE69231494T2/de not_active Expired - Fee Related
- 1992-12-28 JP JP4362054A patent/JPH05347409A/ja active Pending
-
1993
- 1993-02-24 TW TW082101299A patent/TW217467B/zh active
Also Published As
| Publication number | Publication date |
|---|---|
| JPH05347409A (ja) | 1993-12-27 |
| EP0549320A1 (en) | 1993-06-30 |
| DE69231494D1 (de) | 2000-11-09 |
| EP0549320B1 (en) | 2000-10-04 |
| TW217467B (enExample) | 1993-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE19533958C2 (de) | Schutzschaltung gegen elektrostatische Entladungen enthaltend eine Kondensatorschaltung | |
| DE102007063829B3 (de) | ESD-Schutzanordnung mit Dioden-basierter Gate-Kopplung für verbesserte ESD-Eigenschaften und Verfahren zum Betreiben hierfür | |
| DE69231494T2 (de) | Vorrichtung für ESD-Schutz | |
| DE19518549C2 (de) | MOS-Transistor getriggerte Schutzschaltung gegen elektrostatische Überspannungen von CMOS-Schaltungen | |
| DE69226337T2 (de) | Schutzstruktur gegen elektrostatische Entladungen | |
| DE69319968T2 (de) | ESD-Schutz von Ausgangspuffern | |
| DE60130028T2 (de) | Schutzvorrichtung gegen elektrostatische Entladung mit gesteuertem Siliziumgleichrichter mit externem On-Chip-Triggern und kompakten inneren Abmessungen für schnelles Triggern | |
| DE69322258T2 (de) | Nebenschlussstromkreis zum schutz gegen elektrostatische entladung | |
| DE69504451T2 (de) | Schutz gegen elektrostatische Entladungen für integrierte Schaltungen | |
| DE69622465T2 (de) | Verfahren und Apparat zum Koppeln verschiedener, unabhängiger on-Chip-Vdd-Busse an eine ESD-Klemme | |
| DE69809694T2 (de) | Halbleiteranordnung | |
| DE69232257T2 (de) | Durch Verarmung kontrollierte Isolationsstufe | |
| DE102007006853B4 (de) | ESD-Schutzvorrichtung und elektrische Schaltung mit derselben | |
| DE19654163B4 (de) | Schutzvorrichtung für eine Halbleiterschaltung | |
| EP0905780A2 (de) | Integrierte Halbleiterschaltung mit Schutzstruktur zum Schutz vor elektrostatischer Entladung | |
| DE69330455T2 (de) | Überspannungsschutzstruktur für vertikale Halbleiterkomponenten | |
| EP0905782B1 (de) | Integrierte Halbleiterschaltung mit Schutzstruktur zum Schutz vor elektrostatischer Entladung | |
| EP1019964A1 (de) | Integrierte halbleiterschaltung mit schutzstruktur zum schutz vor elektrostatischer entladung | |
| EP0275872B1 (de) | Integrierte Schaltung mit "Latch-up" Schutzschaltung in komplementärer MOS Schaltungstechnik | |
| DE9209990U1 (de) | Integrierte Schaltung mit MOS-Kondensator für verbesserten elektrostatischen Entladungsschutz | |
| EP0538507B1 (de) | Schutzschaltung für Anschlusskontakte von monolithisch integrierten Schaltungen | |
| EP1714321A2 (de) | Schaltungsanordnung und Verfahren zum Schutz einer integrierten Halbleiterschaltung | |
| DE69524021T2 (de) | Elektrostatische Entladungsschutzanordnung für MOS-ingegrierte Schaltungen | |
| DE10228337A1 (de) | Halbleitervorrichtung mit einer ESD-Schutzvorrichtung | |
| DE19740125C2 (de) | Schaltung zum Entladungsschutz integrierter Schaltkreise mit einem steuerbaren Siliziumgleichrichter und einem MOS-Transistor als Schutzelemente |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |