DE69214327D1 - CMOS-Ausgangspufferschaltung - Google Patents

CMOS-Ausgangspufferschaltung

Info

Publication number
DE69214327D1
DE69214327D1 DE69214327T DE69214327T DE69214327D1 DE 69214327 D1 DE69214327 D1 DE 69214327D1 DE 69214327 T DE69214327 T DE 69214327T DE 69214327 T DE69214327 T DE 69214327T DE 69214327 D1 DE69214327 D1 DE 69214327D1
Authority
DE
Germany
Prior art keywords
pull
output
feedback means
output terminal
buffer circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69214327T
Other languages
English (en)
Other versions
DE69214327T2 (de
Inventor
Kianoosh Naghshineh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE69214327D1 publication Critical patent/DE69214327D1/de
Publication of DE69214327T2 publication Critical patent/DE69214327T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
DE69214327T 1991-03-07 1992-01-07 CMOS-Ausgangspufferschaltung Expired - Fee Related DE69214327T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/666,165 US5121000A (en) 1991-03-07 1991-03-07 Edge-rate feedback CMOS output buffer circuits

Publications (2)

Publication Number Publication Date
DE69214327D1 true DE69214327D1 (de) 1996-11-14
DE69214327T2 DE69214327T2 (de) 1997-05-15

Family

ID=24673091

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69214327T Expired - Fee Related DE69214327T2 (de) 1991-03-07 1992-01-07 CMOS-Ausgangspufferschaltung

Country Status (5)

Country Link
US (1) US5121000A (de)
EP (1) EP0502597B1 (de)
JP (1) JPH05136684A (de)
AT (1) ATE144089T1 (de)
DE (1) DE69214327T2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3251661B2 (ja) * 1991-10-15 2002-01-28 テキサス インスツルメンツ インコーポレイテツド 制御されたスルー・レートを有するｃｍｏｓバッファ回路
US5367638A (en) * 1991-12-23 1994-11-22 U.S. Philips Corporation Digital data processing circuit with control of data flow by control of the supply voltage
JP3142018B2 (ja) * 1992-03-12 2001-03-07 日本テキサス・インスツルメンツ株式会社 負荷駆動回路
JP2837054B2 (ja) * 1992-09-04 1998-12-14 三菱電機株式会社 絶縁ゲート型半導体装置
JPH0738410A (ja) * 1993-07-21 1995-02-07 Oki Electric Ind Co Ltd 出力バッファ回路
US5574633A (en) * 1994-02-23 1996-11-12 At&T Global Information Solubions Company Multi-phase charge sharing method and apparatus
US5428303A (en) * 1994-05-20 1995-06-27 National Semiconductor Corporation Bias generator for low ground bounce output driver
KR970005570B1 (ko) * 1994-07-14 1997-04-17 현대전자산업 주식회사 데이타 출력버퍼
US5926651A (en) * 1995-07-28 1999-07-20 Intel Corporation Output buffer with current paths having different current carrying characteristics for providing programmable slew rate and signal strength
US5723992A (en) * 1995-10-19 1998-03-03 Aspec Technology, Inc. Low leakage output driver circuit which can be utilized in a multi-voltage source
US5729153A (en) * 1995-11-20 1998-03-17 Motorola, Inc. Output buffer with oscillation damping
US5959481A (en) * 1997-02-18 1999-09-28 Rambus Inc. Bus driver circuit including a slew rate indicator circuit having a one shot circuit
US6184703B1 (en) 1997-06-06 2001-02-06 Altera Corporation Method and circuit for reducing output ground and power bounce noise
US6772250B2 (en) * 2001-03-15 2004-08-03 International Business Machines Corporation Boundary scannable one bit precompensated CMOS driver with compensating pulse width control
KR100551474B1 (ko) * 2004-07-21 2006-02-14 삼성전자주식회사 기판 잡음 최소화를 위한 오픈 드레인 드라이버 및 그전류 구동방법
US9252764B1 (en) 2013-03-12 2016-02-02 Cirrus Logic, Inc. Systems and methods for reducing spike voltages in a switched output stage
US8970258B2 (en) 2013-03-14 2015-03-03 Cirrus Logic, Inc. Systems and methods for edge control in a switched output stage
US8872561B2 (en) * 2013-03-14 2014-10-28 Cirrus Logic, Inc. Systems and methods for edge control based on detecting current direction in a switched output stage
US9847706B2 (en) 2013-03-14 2017-12-19 Cirrus Logic, Inc. Systems and methods for reducing voltage ringing in a power converter

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4906867A (en) * 1988-11-09 1990-03-06 Ncr Corporation Buffer circuit with load sensitive transition control
EP0379881B1 (de) * 1989-01-24 1994-07-27 Integrated Device Technology, Inc. CMOS-Ausgangstreiber
US4961010A (en) * 1989-05-19 1990-10-02 National Semiconductor Corporation Output buffer for reducing switching induced noise
US5028818A (en) * 1990-02-28 1991-07-02 Integrated Device Technology, Inc. Ground bounce limiting driver using non-linear capacitor

Also Published As

Publication number Publication date
JPH05136684A (ja) 1993-06-01
DE69214327T2 (de) 1997-05-15
EP0502597A2 (de) 1992-09-09
EP0502597B1 (de) 1996-10-09
ATE144089T1 (de) 1996-10-15
EP0502597A3 (en) 1992-10-21
US5121000A (en) 1992-06-09

Similar Documents

Publication Publication Date Title
DE69214327D1 (de) CMOS-Ausgangspufferschaltung
EP0329285B1 (de) Ausgangspuffer
US4777389A (en) Output buffer circuits for reducing ground bounce noise
EP0844737A3 (de) Eingangs-Buffer und bidirektionaler Buffer für Systeme mit mehreren Spannungen
ATE142387T1 (de) Cmos-ausgangspufferschaltung mit reduzierten prellen auf den masseleitungen
EP0963044A3 (de) Ausgangsschaltung mit definierter Anstiegsgeschwindigkeit zum Treiben eines MOS Ausgangsfeldeffekttransistors
KR930003540A (ko) 노이즈가 억제되는 데이타 출력 버퍼
US6121789A (en) Output buffer with control circuitry
KR940023026A (ko) 캐소드를 사용한 입력버퍼
KR940017190A (ko) 입력버퍼
JPH10510969A (ja) Ｃｍｏｓ出力バッファにおける電圧発振を減ずるための負帰還
AU1091088A (en) Apparatus and method for capacitor coupled complementary buffering
EP1376874A8 (de) Ausgangstreiber mit Transistoren mit dünnen Gateoxid
KR910019344A (ko) 접지 되튀기 격리회로
JPS6439814A (en) Bus bar transmission circuit
JPS6449423A (en) Complementary metal- oxide-semiconductor circuit
JPH01268311A (ja) 出力回路
JPS5686528A (en) Pulse circuit
US5481208A (en) Piecewisely-controlled tri-state output buffer
JP3191733B2 (ja) フィードバック遅延制御型ｇｔｌバスドライバ
KR0170211B1 (ko) 토템폴 구조를 갖는 smps의 게이트 구동회로
JPH02117210A (ja) 半導体集積装置
KR970019035A (ko) 듀티 제어회로
JPH0232616A (ja) 出力ノイズ防止回路
JPS6432528A (en) Logic circuit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee