DE69207038D1 - Programmierbarer Festwertspeicher mit Prüfgerät für den Fehlerprüfungs- und korrekturschaltkreis - Google Patents

Programmierbarer Festwertspeicher mit Prüfgerät für den Fehlerprüfungs- und korrekturschaltkreis

Info

Publication number
DE69207038D1
DE69207038D1 DE69207038T DE69207038T DE69207038D1 DE 69207038 D1 DE69207038 D1 DE 69207038D1 DE 69207038 T DE69207038 T DE 69207038T DE 69207038 T DE69207038 T DE 69207038T DE 69207038 D1 DE69207038 D1 DE 69207038D1
Authority
DE
Germany
Prior art keywords
tester
memory
programmable read
correction circuit
error checking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69207038T
Other languages
English (en)
Other versions
DE69207038T2 (de
Inventor
Kiyoshi Fukushima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE69207038D1 publication Critical patent/DE69207038D1/de
Application granted granted Critical
Publication of DE69207038T2 publication Critical patent/DE69207038T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
DE69207038T 1991-03-27 1992-03-18 Programmierbarer Festwertspeicher mit Prüfgerät für den Fehlerprüfungs- und korrekturschaltkreis Expired - Fee Related DE69207038T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3062252A JPH06325595A (ja) 1991-03-27 1991-03-27 誤り訂正回路付きｐｒｏｍ装置

Publications (2)

Publication Number Publication Date
DE69207038D1 true DE69207038D1 (de) 1996-02-08
DE69207038T2 DE69207038T2 (de) 1996-07-25

Family

ID=13194768

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69207038T Expired - Fee Related DE69207038T2 (de) 1991-03-27 1992-03-18 Programmierbarer Festwertspeicher mit Prüfgerät für den Fehlerprüfungs- und korrekturschaltkreis

Country Status (4)

Country Link
US (1) US5392301A (de)
EP (1) EP0505914B1 (de)
JP (1) JPH06325595A (de)
DE (1) DE69207038T2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08137763A (ja) * 1994-11-04 1996-05-31 Fujitsu Ltd フラッシュメモリ制御装置
EP0766174B1 (de) * 1995-09-29 2002-05-22 STMicroelectronics S.r.l. Speicheranordnung mit verbessertem Ergebnis und verbesserter Zuverlässigkeit
US7257763B1 (en) 2001-08-03 2007-08-14 Netlogic Microsystems, Inc. Content addressable memory with error signaling
US7283380B1 (en) 2001-08-03 2007-10-16 Netlogic Microsystems, Inc. Content addressable memory with selective error logging
US7301961B1 (en) 2001-12-27 2007-11-27 Cypress Semiconductor Corportion Method and apparatus for configuring signal lines according to idle codes
US6971053B1 (en) * 2002-07-30 2005-11-29 Cypress Semiconductor Corp. Method for initiating internal parity operations in a CAM device
JP4178248B2 (ja) * 2004-10-28 2008-11-12 富士通マイクロエレクトロニクス株式会社 半導体装置
US7304873B1 (en) 2005-01-25 2007-12-04 Netlogic Microsystems, Inc. Method for on-the-fly error correction in a content addressable memory (CAM) and device therefor
JP2006242569A (ja) * 2005-02-28 2006-09-14 Advantest Corp 試験装置、及び試験方法
CN100342346C (zh) * 2005-06-30 2007-10-10 威盛电子股份有限公司 错误核对与校正功能测试方法
JP4834721B2 (ja) * 2006-02-24 2011-12-14 富士通株式会社 メモリ制御装置およびメモリ制御方法
KR100803373B1 (ko) * 2007-02-09 2008-02-13 주식회사 하이닉스반도체 반도체 메모리 장치의 데이터 에러 측정 회로
JP2009093714A (ja) * 2007-10-04 2009-04-30 Panasonic Corp 半導体記憶装置
US8990631B1 (en) 2011-03-03 2015-03-24 Netlogic Microsystems, Inc. Packet format for error reporting in a content addressable memory
US11182244B2 (en) 2018-10-16 2021-11-23 Micron Technology, Inc. Error correction management for a memory device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63129600A (ja) * 1986-11-19 1988-06-01 Nec Corp 誤り検出・訂正回路付半導体記憶装置
JPH01201736A (ja) * 1988-02-08 1989-08-14 Mitsubishi Electric Corp マイクロコンピュータ
JPH0212445A (ja) * 1988-06-30 1990-01-17 Mitsubishi Electric Corp 記憶装置
JPH02177099A (ja) * 1988-12-27 1990-07-10 Nec Corp 半導体記憶装置

Also Published As

Publication number Publication date
EP0505914A3 (en) 1993-08-25
EP0505914B1 (de) 1995-12-27
US5392301A (en) 1995-02-21
EP0505914A2 (de) 1992-09-30
JPH06325595A (ja) 1994-11-25
DE69207038T2 (de) 1996-07-25

Similar Documents

Publication Publication Date Title
DE69207038D1 (de) Programmierbarer Festwertspeicher mit Prüfgerät für den Fehlerprüfungs- und korrekturschaltkreis
DE69500065T2 (de) Nichtflüchtiger programmierbarer Flip-Flop mit vordefiniertem Anfangszustand für Speicherredundanzschaltung
DE69326511T2 (de) Halbleiterspeichergerät mit einer Fehlerprüf- und Korrekturschaltung
DE69434679D1 (de) Elektrisch programmierbare Festwertspeicheranordnung
ITMI922999A0 (it) Memoria di sola lettura programmabile e cancellabile elettricamente con un circuito di verifica e correzzione dell'errore
DE69419951T2 (de) Halbleiterspeicher mit eingebauter Einbrennprüfung
DE68912458T2 (de) Speicherprüfgerät.
DE69125226D1 (de) Halbleiterspeicher mit getaktetem Zugriffskode für den Eintritt in den Prüfmodus
DE69018563D1 (de) Speicherselbsttest.
DE69120301D1 (de) Speicherprüfgerät
DE69020951T2 (de) Kodiereinrichtung für einen Fehlerprüfungs- und Fehlerkorrekturkode.
DE69206848T2 (de) Verbindungsanordnung für Prüfeinrichtung
DE3878787T2 (de) Halbleiterspeicher mit einer mitintegrierten fehlerkorrekturanordnung und integrierte schaltung mit einem derartigen halbleiterspeicher.
DE69525921D1 (de) Abtastspeichervorrichtung und Fehlerkorrekturverfahren
DE3578453D1 (de) Leck- und fehlerpruefgeraet.
DE69531657D1 (de) Integrierte Schaltung mit Prüfungspfad
DE69321245D1 (de) Integrierte Programmierschaltung für eine elektrisch programmierbare Halbleiterspeicheranordnung mit Redundanz
DE3485385D1 (de) Mit pruefzellen ausgestattetes programmierbares rom-geraet.
DE68927747D1 (de) Sperrschaltung für einen erweiterten Pufferspeicher
DE69320622T2 (de) Zähler mit Fehlerprüfung und Fehlerkorrektur
DE3851679T2 (de) Schaltung für Fehlererkennung und Fehlerkorrektur.
DE69100796D1 (de) Integrierte Speicherschaltung mit Redundanz und verbesserter Adressierung in Testbetriebsart.
DE69112479T2 (de) Test und Messinstrument mit digitaler Speicherung.
DE3483460D1 (de) Vorrichtung mit fehlerkorrektur.
DE69021514D1 (de) Gerät zur fehlerkorrektur bei evolventeninterpolation.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP

8339 Ceased/non-payment of the annual fee