DE69129404T2 - Speicherzelleschaltung und Matrix - Google Patents

Speicherzelleschaltung und Matrix

Info

Publication number
DE69129404T2
DE69129404T2 DE69129404T DE69129404T DE69129404T2 DE 69129404 T2 DE69129404 T2 DE 69129404T2 DE 69129404 T DE69129404 T DE 69129404T DE 69129404 T DE69129404 T DE 69129404T DE 69129404 T2 DE69129404 T2 DE 69129404T2
Authority
DE
Germany
Prior art keywords
transistor
transistors
cell
bit line
memory cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69129404T
Other languages
German (de)
English (en)
Other versions
DE69129404D1 (de
Inventor
Mark G Harward
Shivaling S Mahant-Shetti
Howard Tigelaar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of DE69129404D1 publication Critical patent/DE69129404D1/de
Application granted granted Critical
Publication of DE69129404T2 publication Critical patent/DE69129404T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/402Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration individual to each memory cell, i.e. internal refresh
    • G11C11/4023Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration individual to each memory cell, i.e. internal refresh using field effect transistors
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
DE69129404T 1990-12-31 1991-12-30 Speicherzelleschaltung und Matrix Expired - Fee Related DE69129404T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/636,518 US5287304A (en) 1990-12-31 1990-12-31 Memory cell circuit and array

Publications (2)

Publication Number Publication Date
DE69129404D1 DE69129404D1 (de) 1998-06-18
DE69129404T2 true DE69129404T2 (de) 1998-10-29

Family

ID=24552248

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69129404T Expired - Fee Related DE69129404T2 (de) 1990-12-31 1991-12-30 Speicherzelleschaltung und Matrix

Country Status (6)

Country Link
US (1) US5287304A (OSRAM)
EP (1) EP0493830B1 (OSRAM)
JP (1) JPH04340762A (OSRAM)
KR (1) KR100205669B1 (OSRAM)
DE (1) DE69129404T2 (OSRAM)
TW (1) TW222705B (OSRAM)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4501164B2 (ja) * 1998-05-01 2010-07-14 ソニー株式会社 半導体記憶装置
JP2009177200A (ja) * 1998-05-01 2009-08-06 Sony Corp 半導体記憶装置
US6418490B1 (en) * 1998-12-30 2002-07-09 International Business Machines Corporation Electronic circuit interconnection system using a virtual mirror cross over package
FR2871921A1 (fr) * 2004-06-16 2005-12-23 St Microelectronics Sa Architecture de memoire a lignes d'ecriture segmentees
US7209383B2 (en) * 2004-06-16 2007-04-24 Stmicroelectronics, Inc. Magnetic random access memory array having bit/word lines for shared write select and read operations
US7372728B2 (en) * 2004-06-16 2008-05-13 Stmicroelectronics, Inc. Magnetic random access memory array having bit/word lines for shared write select and read operations
US7136298B2 (en) * 2004-06-30 2006-11-14 Stmicroelectronics, Inc. Magnetic random access memory array with global write lines
US7106621B2 (en) * 2004-06-30 2006-09-12 Stmicroelectronics, Inc. Random access memory array with parity bit structure
US7079415B2 (en) * 2004-06-30 2006-07-18 Stmicroelectronics, Inc. Magnetic random access memory element
US7301800B2 (en) * 2004-06-30 2007-11-27 Stmicroelectronics, Inc. Multi-bit magnetic random access memory element
US7465973B2 (en) * 2004-12-03 2008-12-16 International Business Machines Corporation Integrated circuit having gates and active regions forming a regular grating
US10109637B1 (en) * 2017-12-28 2018-10-23 Globalfoundries Inc. Cross couple structure for vertical transistors

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3611317A (en) * 1970-02-02 1971-10-05 Bell Telephone Labor Inc Nested chip arrangement for integrated circuit memories
US3638202A (en) * 1970-03-19 1972-01-25 Bell Telephone Labor Inc Access circuit arrangement for equalized loading in integrated circuit arrays
US4184208A (en) * 1978-07-19 1980-01-15 Texas Instruments Incorporated Pseudo-static semiconductor memory cell
JPS60136097A (ja) * 1983-12-23 1985-07-19 Hitachi Ltd 連想メモリ装置

Also Published As

Publication number Publication date
KR920013465A (ko) 1992-07-29
DE69129404D1 (de) 1998-06-18
TW222705B (OSRAM) 1994-04-21
EP0493830A2 (en) 1992-07-08
US5287304A (en) 1994-02-15
KR100205669B1 (ko) 1999-07-01
JPH04340762A (ja) 1992-11-27
EP0493830A3 (en) 1993-01-27
EP0493830B1 (en) 1998-05-13

Similar Documents

Publication Publication Date Title
DE69226405T2 (de) Geschichtete CMOS SRAM Zelle mit polysilizium-Lasttransistoren
DE3941926C2 (de) Halbleiterspeichereinrichtung
DE69914746T2 (de) Halbleiter-schaltsstromvorrichtung mit betriebsverstärker und verfahren zur herstellung
DE3886378T2 (de) Integrierte schaltungszelle mit grube.
DE3851380T2 (de) Statische Ram-Zelle mit an Masse verbundene Graben-Transistoren und vergrabene Masseschicht.
DE4437960C2 (de) Halbleiterspeichervorrichtung
DE69427599T2 (de) Basiszelle für ein Gate-Array mit doppeltem Puffer
DE2632036C2 (de) Integrierte Speicherschaltung mit Feldeffekttransistoren
DE4208694C2 (de) Halbleiter-Speicherelement
DE3530897C2 (de) Statischer RAM-Speicher und ein Verfahren zu dessen Herstellung
DE69223500T2 (de) Gate-Array-Basiszelle
DE19832795B4 (de) Statische Zelle eines Speichers für wahlfreien Zugriff mit optimiertem Seitenverhältnis und Halbleiterspeichervorrichtung, die mindestens eine Speicherzelle umfasst
DE68919570T2 (de) Dynamische Speicheranordnung mit wahlfreiem Zugriff vom Metall-Isolator-Halbleiter-Typ.
DE69129404T2 (de) Speicherzelleschaltung und Matrix
DE102013105020A1 (de) SRAM-Zelle, die FinFETs umfasst
DE2619849B2 (de) Speicher in integrierter Schaltungstechnik
DE4326822C2 (de) Halbleiterspeichervorrichtung und Speicherzellenstruktur
DE2802141A1 (de) Halbleiteranordnung
DE69929409T2 (de) Speicherzelle mit kapazitiver Last
DE3046524C2 (de) Halbleitervorrichtung
DE19609448A1 (de) Halbleiterspeichervorrichtung, die einen Speicherzellenbereich mit sechs Transistoren enthält
DE69230019T2 (de) Anordnung von Transistoren zur Fertigung einer Basiszelle für eine integrierte Masterslice-Halbleiteranordnung und integrierte Masterslice-Halbleiteranordnung
DE2363089B2 (de) Speicherzelle mit Feldeffekttransistoren
DE2738678A1 (de) Monolithisch integrierte speicherzelle
DE69329139T2 (de) Halbleitervorrichtung mit einem programmierbaren Element

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee