JPH04340762A - メモリセル回路 - Google Patents

メモリセル回路

Info

Publication number
JPH04340762A
JPH04340762A JP3347004A JP34700491A JPH04340762A JP H04340762 A JPH04340762 A JP H04340762A JP 3347004 A JP3347004 A JP 3347004A JP 34700491 A JP34700491 A JP 34700491A JP H04340762 A JPH04340762 A JP H04340762A
Authority
JP
Japan
Prior art keywords
transistor
cell
transistors
gate
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3347004A
Other languages
English (en)
Japanese (ja)
Inventor
Mark G Harward
マーク ジー.ハワード
Shivaling S Mahant-Shetti
シバリング エス.マハント − シエッティ
Howard Tigelaar
ハワード ティゲラー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPH04340762A publication Critical patent/JPH04340762A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/402Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration individual to each memory cell, i.e. internal refresh
    • G11C11/4023Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration individual to each memory cell, i.e. internal refresh using field effect transistors
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
JP3347004A 1990-12-31 1991-12-27 メモリセル回路 Pending JPH04340762A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/636,518 US5287304A (en) 1990-12-31 1990-12-31 Memory cell circuit and array
US636518 1990-12-31

Publications (1)

Publication Number Publication Date
JPH04340762A true JPH04340762A (ja) 1992-11-27

Family

ID=24552248

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3347004A Pending JPH04340762A (ja) 1990-12-31 1991-12-27 メモリセル回路

Country Status (6)

Country Link
US (1) US5287304A (OSRAM)
EP (1) EP0493830B1 (OSRAM)
JP (1) JPH04340762A (OSRAM)
KR (1) KR100205669B1 (OSRAM)
DE (1) DE69129404T2 (OSRAM)
TW (1) TW222705B (OSRAM)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4501164B2 (ja) * 1998-05-01 2010-07-14 ソニー株式会社 半導体記憶装置
JP2009177200A (ja) * 1998-05-01 2009-08-06 Sony Corp 半導体記憶装置
US6418490B1 (en) * 1998-12-30 2002-07-09 International Business Machines Corporation Electronic circuit interconnection system using a virtual mirror cross over package
FR2871921A1 (fr) * 2004-06-16 2005-12-23 St Microelectronics Sa Architecture de memoire a lignes d'ecriture segmentees
US7209383B2 (en) * 2004-06-16 2007-04-24 Stmicroelectronics, Inc. Magnetic random access memory array having bit/word lines for shared write select and read operations
US7372728B2 (en) * 2004-06-16 2008-05-13 Stmicroelectronics, Inc. Magnetic random access memory array having bit/word lines for shared write select and read operations
US7136298B2 (en) * 2004-06-30 2006-11-14 Stmicroelectronics, Inc. Magnetic random access memory array with global write lines
US7106621B2 (en) * 2004-06-30 2006-09-12 Stmicroelectronics, Inc. Random access memory array with parity bit structure
US7079415B2 (en) * 2004-06-30 2006-07-18 Stmicroelectronics, Inc. Magnetic random access memory element
US7301800B2 (en) * 2004-06-30 2007-11-27 Stmicroelectronics, Inc. Multi-bit magnetic random access memory element
US7465973B2 (en) * 2004-12-03 2008-12-16 International Business Machines Corporation Integrated circuit having gates and active regions forming a regular grating
US10109637B1 (en) * 2017-12-28 2018-10-23 Globalfoundries Inc. Cross couple structure for vertical transistors

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3611317A (en) * 1970-02-02 1971-10-05 Bell Telephone Labor Inc Nested chip arrangement for integrated circuit memories
US3638202A (en) * 1970-03-19 1972-01-25 Bell Telephone Labor Inc Access circuit arrangement for equalized loading in integrated circuit arrays
US4184208A (en) * 1978-07-19 1980-01-15 Texas Instruments Incorporated Pseudo-static semiconductor memory cell
JPS60136097A (ja) * 1983-12-23 1985-07-19 Hitachi Ltd 連想メモリ装置

Also Published As

Publication number Publication date
KR920013465A (ko) 1992-07-29
DE69129404D1 (de) 1998-06-18
TW222705B (OSRAM) 1994-04-21
EP0493830A2 (en) 1992-07-08
DE69129404T2 (de) 1998-10-29
US5287304A (en) 1994-02-15
KR100205669B1 (ko) 1999-07-01
EP0493830A3 (en) 1993-01-27
EP0493830B1 (en) 1998-05-13

Similar Documents

Publication Publication Date Title
US5640342A (en) Structure for cross coupled thin film transistors and static random access memory cell
US6333866B1 (en) Semiconductor device array having dense memory cell array and heirarchical bit line scheme
KR100423896B1 (ko) 축소가능한 2개의 트랜지스터 기억 소자
US5359226A (en) Static memory with self aligned contacts and split word lines
US5032882A (en) Semiconductor device having trench type structure
US5057898A (en) Double-gated semiconductor memory device
US5818090A (en) Semiconductor devices with load elements
US5012309A (en) Semiconductor memory device comprising capacitor portions having stacked structures
JPH05167041A (ja) ポリシリコントランジスタ負荷を有する積層型cmos sram
JP3015186B2 (ja) 半導体記憶装置とそのデータの読み出しおよび書き込み方法
US20240397696A1 (en) Semiconductor storage device
US5281843A (en) Thin-film transistor, free from parasitic operation
JPH04340762A (ja) メモリセル回路
JPS6278799A (ja) ダイナミツク・ランダムアクセス・メモリ・セル
US6048767A (en) Method of forming a semiconductor memory device
KR980012556A (ko) 단일 레벨 상의 각각의 상보형 데이타 라인의 양 측면 상에 Vcc와 Vss 버스를 포함하는 전 CMOS SRAM 셀
JP2824713B2 (ja) 半導体記憶装置
JP2998679B2 (ja) 半導体記憶装置及びその製造方法
JPH07302847A (ja) Sramメモリセル
US4115871A (en) MOS random memory array
US6774424B2 (en) Synchronous dynamic random access memory (SDRAM) structure
JP3396286B2 (ja) 半導体集積回路装置およびその製造方法
JPS60161659A (ja) 半導体集積回路装置
JP2001308204A (ja) 半導体記憶装置
JPH01128563A (ja) 半導体記憶装置