DE68922819D1 - Ultradichte DRAM-Zelle-Matrix und ihr Herstellungsverfahren. - Google Patents

Ultradichte DRAM-Zelle-Matrix und ihr Herstellungsverfahren.

Info

Publication number
DE68922819D1
DE68922819D1 DE68922819T DE68922819T DE68922819D1 DE 68922819 D1 DE68922819 D1 DE 68922819D1 DE 68922819 T DE68922819 T DE 68922819T DE 68922819 T DE68922819 T DE 68922819T DE 68922819 D1 DE68922819 D1 DE 68922819D1
Authority
DE
Germany
Prior art keywords
ultra
manufacturing process
dram cell
cell matrix
dense dram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68922819T
Other languages
English (en)
Other versions
DE68922819T2 (de
Inventor
Daeje Chin
Sang H Dhong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE68922819D1 publication Critical patent/DE68922819D1/de
Application granted granted Critical
Publication of DE68922819T2 publication Critical patent/DE68922819T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065—Plasma etching; Reactive-ion etching
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
    • H10B12/0383—Making the capacitor or connections thereto the capacitor being in a trench in the substrate wherein the transistor is vertical
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/39—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench
    • H10B12/395—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench the transistor being vertical

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
DE68922819T 1988-10-31 1989-08-02 Ultradichte DRAM-Zelle-Matrix und ihr Herstellungsverfahren. Expired - Fee Related DE68922819T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/264,418 US4894697A (en) 1988-10-31 1988-10-31 Ultra dense dram cell and its method of fabrication

Publications (2)

Publication Number Publication Date
DE68922819D1 true DE68922819D1 (de) 1995-06-29
DE68922819T2 DE68922819T2 (de) 1995-12-14

Family

ID=23005996

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68922819T Expired - Fee Related DE68922819T2 (de) 1988-10-31 1989-08-02 Ultradichte DRAM-Zelle-Matrix und ihr Herstellungsverfahren.

Country Status (4)

Country Link
US (1) US4894697A (de)
EP (1) EP0366882B1 (de)
JP (1) JPH02156665A (de)
DE (1) DE68922819T2 (de)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3311070B2 (ja) * 1993-03-15 2002-08-05 株式会社東芝 半導体装置
DE4447730B4 (de) * 1993-03-15 2006-05-18 Kabushiki Kaisha Toshiba, Kawasaki Halbleiteranordnung mit Grabentypelementtrennbereich und Transistorstruktur
JP2974561B2 (ja) * 1993-11-08 1999-11-10 株式会社東芝 半導体記憶装置及びその製造方法
EP0729175A1 (de) * 1995-02-24 1996-08-28 International Business Machines Corporation Verfahren zur Erzeugung von tiefen und vertikalen Strukturen in Silizium-Substraten
US5606188A (en) * 1995-04-26 1997-02-25 International Business Machines Corporation Fabrication process and structure for a contacted-body silicon-on-insulator dynamic random access memory
DE19620625C1 (de) * 1996-05-22 1997-10-23 Siemens Ag DRAM-Zellenanordnung und Verfahren zu deren Herstellung
US5914510A (en) * 1996-12-13 1999-06-22 Kabushiki Kaisha Toshiba Semiconductor memory device and method of manufacturing the same
US6087263A (en) * 1998-01-29 2000-07-11 Micron Technology, Inc. Methods of forming integrated circuitry and integrated circuitry structures
US5949700A (en) * 1998-05-26 1999-09-07 International Business Machines Corporation Five square vertical dynamic random access memory cell
US6107133A (en) * 1998-05-28 2000-08-22 International Business Machines Corporation Method for making a five square vertical DRAM cell
US6225158B1 (en) 1998-05-28 2001-05-01 International Business Machines Corporation Trench storage dynamic random access memory cell with vertical transfer device
TWI230392B (en) 2001-06-18 2005-04-01 Innovative Silicon Sa Semiconductor device
FR2830124B1 (fr) * 2001-09-26 2005-03-04 St Microelectronics Sa Memoire vive
US20040228168A1 (en) 2003-05-13 2004-11-18 Richard Ferrant Semiconductor memory device and method of operating same
US7335934B2 (en) 2003-07-22 2008-02-26 Innovative Silicon S.A. Integrated circuit device, and method of fabricating same
US7606066B2 (en) 2005-09-07 2009-10-20 Innovative Silicon Isi Sa Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US7683430B2 (en) 2005-12-19 2010-03-23 Innovative Silicon Isi Sa Electrically floating body memory cell and array, and method of operating or controlling same
US7492632B2 (en) 2006-04-07 2009-02-17 Innovative Silicon Isi Sa Memory array having a programmable word length, and method of operating same
US7933142B2 (en) 2006-05-02 2011-04-26 Micron Technology, Inc. Semiconductor memory cell and array using punch-through to program and read same
US8069377B2 (en) 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US7542340B2 (en) 2006-07-11 2009-06-02 Innovative Silicon Isi Sa Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same
KR101406604B1 (ko) 2007-01-26 2014-06-11 마이크론 테크놀로지, 인코포레이티드 게이트형 바디 영역으로부터 격리되는 소스/드레인 영역을 포함하는 플로팅-바디 ｄｒａｍ 트랜지스터
US8518774B2 (en) 2007-03-29 2013-08-27 Micron Technology, Inc. Manufacturing process for zero-capacitor random access memory circuits
KR100843714B1 (ko) * 2007-04-12 2008-07-04 삼성전자주식회사 콘택 구조체 형성 방법 및 이를 이용한 반도체소자의제조방법
US8064274B2 (en) 2007-05-30 2011-11-22 Micron Technology, Inc. Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same
US8085594B2 (en) 2007-06-01 2011-12-27 Micron Technology, Inc. Reading technique for memory cell with electrically floating body transistor
WO2009039169A1 (en) 2007-09-17 2009-03-26 Innovative Silicon S.A. Refreshing data of memory cells with electrically floating body transistors
US8536628B2 (en) 2007-11-29 2013-09-17 Micron Technology, Inc. Integrated circuit having memory cell array including barriers, and method of manufacturing same
US8349662B2 (en) 2007-12-11 2013-01-08 Micron Technology, Inc. Integrated circuit having memory cell array, and method of manufacturing same
US8773933B2 (en) 2012-03-16 2014-07-08 Micron Technology, Inc. Techniques for accessing memory cells
US8014195B2 (en) 2008-02-06 2011-09-06 Micron Technology, Inc. Single transistor memory cell
US8189376B2 (en) 2008-02-08 2012-05-29 Micron Technology, Inc. Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same
US7957206B2 (en) 2008-04-04 2011-06-07 Micron Technology, Inc. Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same
US7947543B2 (en) 2008-09-25 2011-05-24 Micron Technology, Inc. Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation
US7933140B2 (en) 2008-10-02 2011-04-26 Micron Technology, Inc. Techniques for reducing a voltage swing
US7924630B2 (en) 2008-10-15 2011-04-12 Micron Technology, Inc. Techniques for simultaneously driving a plurality of source lines
US8223574B2 (en) 2008-11-05 2012-07-17 Micron Technology, Inc. Techniques for block refreshing a semiconductor memory device
US8213226B2 (en) 2008-12-05 2012-07-03 Micron Technology, Inc. Vertical transistor memory cell and array
US8319294B2 (en) 2009-02-18 2012-11-27 Micron Technology, Inc. Techniques for providing a source line plane
US8710566B2 (en) 2009-03-04 2014-04-29 Micron Technology, Inc. Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
WO2010114890A1 (en) 2009-03-31 2010-10-07 Innovative Silicon Isi Sa Techniques for providing a semiconductor memory device
US8139418B2 (en) 2009-04-27 2012-03-20 Micron Technology, Inc. Techniques for controlling a direct injection semiconductor memory device
US8508994B2 (en) 2009-04-30 2013-08-13 Micron Technology, Inc. Semiconductor device with floating gate and electrically floating body
US8498157B2 (en) 2009-05-22 2013-07-30 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8537610B2 (en) 2009-07-10 2013-09-17 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9076543B2 (en) 2009-07-27 2015-07-07 Micron Technology, Inc. Techniques for providing a direct injection semiconductor memory device
US8199595B2 (en) 2009-09-04 2012-06-12 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US8174881B2 (en) 2009-11-24 2012-05-08 Micron Technology, Inc. Techniques for reducing disturbance in a semiconductor device
US8310893B2 (en) 2009-12-16 2012-11-13 Micron Technology, Inc. Techniques for reducing impact of array disturbs in a semiconductor memory device
US8416636B2 (en) 2010-02-12 2013-04-09 Micron Technology, Inc. Techniques for controlling a semiconductor memory device
US8576631B2 (en) 2010-03-04 2013-11-05 Micron Technology, Inc. Techniques for sensing a semiconductor memory device
US8411513B2 (en) 2010-03-04 2013-04-02 Micron Technology, Inc. Techniques for providing a semiconductor memory device having hierarchical bit lines
US8369177B2 (en) 2010-03-05 2013-02-05 Micron Technology, Inc. Techniques for reading from and/or writing to a semiconductor memory device
US8547738B2 (en) 2010-03-15 2013-10-01 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US8411524B2 (en) 2010-05-06 2013-04-02 Micron Technology, Inc. Techniques for refreshing a semiconductor memory device
US8531878B2 (en) 2011-05-17 2013-09-10 Micron Technology, Inc. Techniques for providing a semiconductor memory device
US9559216B2 (en) 2011-06-06 2017-01-31 Micron Technology, Inc. Semiconductor memory device and method for biasing same
US9082714B2 (en) * 2011-09-22 2015-07-14 Intel Corporation Use of etch process post wordline definition to improve data retention in a flash memory device
US11818877B2 (en) 2020-11-02 2023-11-14 Applied Materials, Inc. Three-dimensional dynamic random access memory (DRAM) and methods of forming the same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4252579A (en) * 1979-05-07 1981-02-24 International Business Machines Corporation Method for making single electrode U-MOSFET random access memory utilizing reactive ion etching and polycrystalline deposition
JPS618945A (ja) * 1984-06-25 1986-01-16 Nec Corp 半導体集積回路装置
US4791463A (en) * 1984-10-31 1988-12-13 Texas Instruments Incorporated Structure for contacting devices in three dimensional circuitry
US4737829A (en) * 1985-03-28 1988-04-12 Nec Corporation Dynamic random access memory device having a plurality of one-transistor type memory cells
JPH0682800B2 (ja) * 1985-04-16 1994-10-19 株式会社東芝 半導体記憶装置
JPS62268158A (ja) * 1986-05-16 1987-11-20 Toshiba Corp 半導体記憶装置
JPS6329571A (ja) * 1986-07-23 1988-02-08 Hitachi Ltd 半導体記憶装置

Also Published As

Publication number Publication date
JPH02156665A (ja) 1990-06-15
EP0366882B1 (de) 1995-05-24
US4894697A (en) 1990-01-16
EP0366882A2 (de) 1990-05-09
EP0366882A3 (de) 1991-03-27
DE68922819T2 (de) 1995-12-14

Similar Documents

Publication Publication Date Title
DE68922819D1 (de) Ultradichte DRAM-Zelle-Matrix und ihr Herstellungsverfahren.
DE3882557D1 (de) Dram-zelle und herstellungsverfahren.
DE68920514D1 (de) Matrixanordnung von Mikrolinsen und Herstellungsverfahren.
DE68924026D1 (de) Biosensor und dessen herstellung.
DE3884891D1 (de) Aktive Matrixzelle und deren Herstellungsverfahren.
DE68919556D1 (de) Schichtartiges piezoelektrisches Element und dessen Herstellungsverfahren.
DE68917428D1 (de) Sonnenzelle und ihr Herstellungsverfahren.
DE68920223D1 (de) Enzymelektroden und ihre Herstellung.
DE3879975D1 (de) Demethylavermectine und herstellung dazu.
DE68902203D1 (de) Schraubenabdeckungskonstruktionen und ihre herstellung.
DE68908937D1 (de) Speicher und statische Speicherzelle; Speicherungsverfahren.
DE69010843D1 (de) Sonnenblende und ihr Herstellungsverfahren.
DE69004080D1 (de) Kassettendichtung und ihr herstellungsverfahren.
DE69636605D1 (de) Solarzelle und ihr Herstellungsverfahren
DE69228887T2 (de) Nicht-flüchtige Speicherzellenstruktur und ihr Herstellungsverfahren
DE3878340D1 (de) Kristalliner l-carnosin-zink-komplex und dessen herstellung.
DE69018339D1 (de) Dynamische Speicheranordnung mit Rampenstruktur ausserhalb der Speicherzellenmatrix.
DE68919172D1 (de) MOSFET und dessen Herstellungsverfahren.
NO912228D0 (no) Fremstilling og anvendelse av porfyriner.
DE69428379T2 (de) SRAM-Speicherstruktur und ein zugehöriges Herstellungsverfahren
TR25610A (tr) BILESIK POLIESTER BILESIK TABAKALAR üRETIMLERI VE KULLANIMLARI
NO903125D0 (no) Fremgangsmaate for fremstilling av brenselbriketter og saaledes fremstilte briketter.
DE69022864D1 (de) Komplementäre Transistorstruktur und deren Herstellungsverfahren.
DE3882621D1 (de) Transparentes aufzeichnungsmaterial und methode zu dessen herstellung.
DE3851402D1 (de) Integrierte sonnenzelle und herstellungsverfahren.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee