DE68912982T2 - Verfahren und Anordnung zum Testen mehrfacher Speiseverbindungen einer integrierten Schaltung auf einer Printplatte. - Google Patents

Verfahren und Anordnung zum Testen mehrfacher Speiseverbindungen einer integrierten Schaltung auf einer Printplatte.

Info

Publication number
DE68912982T2
DE68912982T2 DE1989612982 DE68912982T DE68912982T2 DE 68912982 T2 DE68912982 T2 DE 68912982T2 DE 1989612982 DE1989612982 DE 1989612982 DE 68912982 T DE68912982 T DE 68912982T DE 68912982 T2 DE68912982 T2 DE 68912982T2
Authority
DE
Germany
Prior art keywords
arrangement
circuit board
multiple feed
integrated circuit
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE1989612982
Other languages
English (en)
Other versions
DE68912982D1 (de
Inventor
De Lagemaat Dirk Van
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of DE68912982D1 publication Critical patent/DE68912982D1/de
Application granted granted Critical
Publication of DE68912982T2 publication Critical patent/DE68912982T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. by varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2853—Electrical testing of internal connections or -isolation, e.g. latch-up or chip-to-lead connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE1989612982 1988-07-20 1989-07-14 Verfahren und Anordnung zum Testen mehrfacher Speiseverbindungen einer integrierten Schaltung auf einer Printplatte. Expired - Lifetime DE68912982T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL8801835A NL8801835A (nl) 1988-07-20 1988-07-20 Werkwijze en inrichting voor het testen van meervoudige voedingsverbindingen van een geintegreerde schakeling op een printpaneel.

Publications (2)

Publication Number Publication Date
DE68912982D1 DE68912982D1 (de) 1994-03-24
DE68912982T2 true DE68912982T2 (de) 1994-07-28

Family

ID=19852653

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1989612982 Expired - Lifetime DE68912982T2 (de) 1988-07-20 1989-07-14 Verfahren und Anordnung zum Testen mehrfacher Speiseverbindungen einer integrierten Schaltung auf einer Printplatte.

Country Status (6)

Country Link
US (1) US5068604A (de)
EP (1) EP0351911B1 (de)
JP (1) JP2991440B2 (de)
KR (1) KR0138114B1 (de)
DE (1) DE68912982T2 (de)
NL (1) NL8801835A (de)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5341092A (en) * 1986-09-19 1994-08-23 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5208530A (en) * 1986-09-19 1993-05-04 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5223792A (en) * 1986-09-19 1993-06-29 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5365165A (en) * 1986-09-19 1994-11-15 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5293123A (en) * 1990-10-19 1994-03-08 Tandem Computers Incorporated Pseudo-Random scan test apparatus
US5528600A (en) * 1991-01-28 1996-06-18 Actel Corporation Testability circuits for logic arrays
US5426361A (en) * 1991-09-09 1995-06-20 Simmons; Selwyn D. Electronic reconfigurable interconnect system
US5270642A (en) * 1992-05-15 1993-12-14 Hewlett-Packard Company Partitioned boundary-scan testing for the reduction of testing-induced damage
US5448155A (en) * 1992-10-23 1995-09-05 International Power Devices, Inc. Regulated power supply using multiple load sensing
EP0622733B1 (de) * 1993-04-30 1997-07-16 STMicroelectronics S.r.l. Testverfahren und -anordnung für integrierte Leistungsschaltungen
JPH07159496A (ja) * 1993-10-12 1995-06-23 At & T Global Inf Solutions Internatl Inc 集積回路の検査のための装置及びその方法
DE4334856A1 (de) * 1993-10-13 1995-05-18 Bosch Gmbh Robert Anordnung zum Prüfen eines Gateoxids
EP0720023B1 (de) * 1994-12-30 2003-05-07 STMicroelectronics S.r.l. Testverfahren für integrierte Leistungselemente
US5894224A (en) * 1996-06-06 1999-04-13 U.S. Philips Corporation Method of testing a connection which includes a conductor in an integrated circuit
DE69805373T2 (de) * 1997-01-27 2002-11-28 Koninkl Philips Electronics Nv Herstellungsverfahren für ein flüssigkristallanzeigenmodul
US5923097A (en) * 1997-07-24 1999-07-13 International Business Machines Corporation Switching supply test mode for analog cores
JP2001023058A (ja) * 1999-07-09 2001-01-26 Fujitsu Ltd 複数回路ブロックを備えるシステムにおける故障表示回路
CN1366614A (zh) 2000-02-23 2002-08-28 皇家菲利浦电子有限公司 带测试接口的集成电路
US6765403B2 (en) 2001-02-22 2004-07-20 Koninklijke Philips Electronics N.V. Test circuit and test method for protecting an IC against damage from activation of too many current drawing circuits at one time
CN100377102C (zh) * 2004-02-21 2008-03-26 鸿富锦精密工业（深圳）有限公司 主机板功能测试板
DE102004059506B3 (de) * 2004-12-10 2006-08-17 X-Fab Semiconductor Foundries Ag Anordnung zum Test von eingebetteten Schaltungen mit Hilfe einer separaten Versorgungsspannung
JP4197678B2 (ja) * 2004-12-24 2008-12-17 富士通マイクロエレクトロニクス株式会社 半導体装置
DE102006025031A1 (de) * 2006-05-26 2007-11-29 Micronas Gmbh Prüfschaltungsanordnung und Prüfverfahren zum Prüfen einer Schaltungsstrecke einer Schaltung
WO2010112976A2 (en) * 2009-03-31 2010-10-07 Freescale Semiconductor, Inc. Connection quality verification for integrated circuit test
JP5365381B2 (ja) * 2009-07-09 2013-12-11 大日本印刷株式会社 回路板の検査方法、回路板の検査装置
US20120301688A1 (en) * 2011-05-25 2012-11-29 Globalfoundries Inc. Flexible electronics wiring
US9541603B2 (en) 2013-07-10 2017-01-10 Apple Inc. Method and apparatus for power glitch detection in integrated circuits
CN104635141B (zh) * 2015-01-30 2018-07-03 华为技术有限公司 一种集成电路检测方法、装置及系统
TWI598599B (zh) * 2016-02-19 2017-09-11 啟碁科技股份有限公司 雙電路板組合、電路板與模組化電路板
US9991699B2 (en) 2016-05-02 2018-06-05 Microsoft Technology Licensing, Llc Enablement of device power-on with proper assembly
US10305271B2 (en) 2016-06-30 2019-05-28 Microsoft Technology Licensing, Llc Multi-pack and component connectivity detection

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3518779A (en) * 1967-12-19 1970-07-07 Us Navy Checkout equipment for missile carrying aircraft
US3763430A (en) * 1972-01-14 1973-10-02 Burroughs Corp Circuit testing method and apparatus
US3783372A (en) * 1972-05-19 1974-01-01 Ncr Co Electrical test apparatus including high gain amplifier circuit
US4142151A (en) * 1977-07-25 1979-02-27 General Electric Company Failed diode indicator
US4333049A (en) * 1979-05-21 1982-06-01 Takamisawa Cybernetics Co., Ltd. Inrush current measuring apparatus with instantaneous power interruption device
US4472679A (en) * 1981-11-25 1984-09-18 The United States Of America As Represented By The Secretary Of The Air Force Diagnostic apparatus for radar pulse repetition frequency control circuit card
EP0130974A1 (de) * 1982-12-27 1985-01-16 Storage Technology Partners Vlsi chip mit eingebauter testschaltung
JPS60115099A (ja) * 1983-11-25 1985-06-21 Fujitsu Ltd 半導体記憶装置
DE3405289C2 (de) * 1984-02-15 1986-11-06 Zahnräderfabrik Renk AG, 8900 Augsburg Meß- und Prüfschaltung
US4719418A (en) * 1985-02-19 1988-01-12 International Business Machines Corporation Defect leakage screen system
NL8502476A (nl) * 1985-09-11 1987-04-01 Philips Nv Werkwijze voor het testen van dragers met meerdere digitaal-werkende geintegreerde schakelingen, drager voorzien van zulke schakelingen, geintegreerde schakeling geschikt voor het aanbrengen op zo'n drager, en testinrichting voor het testen van zulke dragers.
US4825151A (en) * 1986-02-03 1989-04-25 The Boeing Company Weapon interface system evaluator
US4853626A (en) * 1987-03-10 1989-08-01 Xilinx, Inc. Emulator probe assembly for programmable logic devices
US4843608A (en) * 1987-04-16 1989-06-27 Tandem Computers Incorporated Cross-coupled checking circuit
US4894605A (en) * 1988-02-24 1990-01-16 Digital Equipment Corporation Method and on-chip apparatus for continuity testing
US4875006A (en) * 1988-09-01 1989-10-17 Photon Dynamics, Inc. Ultra-high-speed digital test system using electro-optic signal sampling

Also Published As

Publication number Publication date
JP2991440B2 (ja) 1999-12-20
DE68912982D1 (de) 1994-03-24
JPH0269684A (ja) 1990-03-08
EP0351911B1 (de) 1994-02-09
NL8801835A (nl) 1990-02-16
EP0351911A1 (de) 1990-01-24
KR900002086A (ko) 1990-02-28
KR0138114B1 (ko) 1998-06-15
US5068604A (en) 1991-11-26

Similar Documents

Publication Publication Date Title
DE68912982D1 (de) Verfahren und Anordnung zum Testen mehrfacher Speiseverbindungen einer integrierten Schaltung auf einer Printplatte.
DE69020696T2 (de) Verfahren zum Montieren eines elektrischen Bauteils auf einer Leiterplatte.
DE69410737T2 (de) Vorrichtung und Verfahren zum Löten von elektronischen Baugruppen auf Leiterplatten
DE69632516D1 (de) Verfahren und Vorrichtung zum Bestücken einer Leiterplatte mit elektronischen Bauteilen
GB2242081B (en) A probe useful for testing printed circuit boards
DE59700705D1 (de) Verfahren zum verlöten von elektronischen bauelementen auf einer leiterplatte
DE58908749D1 (de) Verfahren zum Befestigen von elektronischen Bauelementen auf Substraten und Anordnung zur Durchführung desselben.
DE69032459D1 (de) Verfahren und Gerät zur Untersuchung eines leitenden Musters auf einer Leiterplatte
DE69113679D1 (de) Verfahren und Bauteil zum Montieren von Bauelementen auf einer Leiterplatte.
DE69404082T2 (de) Verfahren zum Montieren eines elektronischen Bauelements auf einer flexiblen Leiterplatte
DE69128697D1 (de) Verfahren und Gerät zur Prüfung von Verbindungen auf einer gedruckten Leiterplatte
DE69314984T2 (de) Verfahren und Vorrichtung zum Austausch von elektronischen Bauelementen auf einer Leiterplatte
DE68921666T2 (de) Anordnung zum Löten von gedruckten Schaltungen.
DE3887599T2 (de) Prüfen von integrierten Schaltungen auf einer bestückten Leiterplatte.
DE3855197T2 (de) Verfahren zum Plazieren einer elektronischen Komponente und seiner elektronsichen Verbindungen auf einer Unterlage
DE59005035D1 (de) Leiterplatte für elektronische Steuergeräte und Verfahren zum Herstellen einer solchen Leiterplatte.
DE3777164D1 (de) Verfahren und anordnung zum pruefen elektronischer schaltungen und integrierter schaltungschips mit einer loesbaren bedeckungsschicht.
DE69109253D1 (de) Verfahren und Vorrichtung zum Nivellieren von Lötzinn auf Leiterplatten.
DE3877550D1 (de) Verfahren zum befestigen eines elektronischen bausteins und seiner kontakte auf einen traeger.
EP0488188A3 (en) Method of and apparatus for inspecting the width of a wiring line on a printed board
DE69013976T2 (de) Verfahren zum Montieren von elektronischen Bauteilen auf Leiterplatten.
DE69703426D1 (de) Verfahren und Vorrichtung zum Siebdrucken und Löten von elektronischen Bauelementen auf eine gedruckte Leiterplatte
DE69022101D1 (de) Vorrichtung zum Aufsuchen von Störungen bei der Herstellung von phototechnisch realisierten Überzügen auf Leiterplatten.
GB2063227B (en) Method of mounting tip type circuit elements on a printed circuit board and apparatus for performing the same
DE3769501D1 (de) Werkzeug und verfahren zum zusammenbau einer gedruckten leiterplatte.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: PHILIPS ELECTRONICS N.V., EINDHOVEN, NL

8327 Change in the person/name/address of the patent owner

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., EINDHOVEN, N