DE3877550D1 - Verfahren zum befestigen eines elektronischen bausteins und seiner kontakte auf einen traeger. - Google Patents

Verfahren zum befestigen eines elektronischen bausteins und seiner kontakte auf einen traeger.

Info

Publication number
DE3877550D1
DE3877550D1 DE8888403141T DE3877550T DE3877550D1 DE 3877550 D1 DE3877550 D1 DE 3877550D1 DE 8888403141 T DE8888403141 T DE 8888403141T DE 3877550 T DE3877550 T DE 3877550T DE 3877550 D1 DE3877550 D1 DE 3877550D1
Authority
DE
Germany
Prior art keywords
contacts
carrier
fixing
electronic module
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8888403141T
Other languages
English (en)
Other versions
DE3877550T2 (de
Inventor
Jean-Pierre Gloton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
Original Assignee
SGS Thomson Microelectronics SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SGS Thomson Microelectronics SA filed Critical SGS Thomson Microelectronics SA
Publication of DE3877550D1 publication Critical patent/DE3877550D1/de
Application granted granted Critical
Publication of DE3877550T2 publication Critical patent/DE3877550T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07743—External electrical contacts
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
DE8888403141T 1987-12-22 1988-12-09 Verfahren zum befestigen eines elektronischen bausteins und seiner kontakte auf einen traeger. Expired - Fee Related DE3877550T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8717900A FR2625067A1 (fr) 1987-12-22 1987-12-22 Procede pour fixer sur un support un composant electronique et ses contacts

Publications (2)

Publication Number Publication Date
DE3877550D1 true DE3877550D1 (de) 1993-02-25
DE3877550T2 DE3877550T2 (de) 1993-05-13

Family

ID=9358142

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8888403141T Expired - Fee Related DE3877550T2 (de) 1987-12-22 1988-12-09 Verfahren zum befestigen eines elektronischen bausteins und seiner kontakte auf einen traeger.

Country Status (6)

Country Link
US (1) US4941257A (de)
EP (1) EP0323295B1 (de)
JP (1) JP2931864B2 (de)
KR (1) KR890011511A (de)
DE (1) DE3877550T2 (de)
FR (1) FR2625067A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE1002529A6 (nl) * 1988-09-27 1991-03-12 Bell Telephone Mfg Methode om een elektronische component te monteren en geheugen kaart waarin deze wordt toegepast.
USRE35578E (en) * 1988-12-12 1997-08-12 Sgs-Thomson Microelectronics, Inc. Method to install an electronic component and its electrical connections on a support, and product obtained thereby
FR2664721B1 (fr) * 1990-07-10 1992-09-25 Gemplus Card Int Carte a puce renforcee.
US5581445A (en) * 1994-02-14 1996-12-03 Us3, Inc. Plastic integrated circuit card with reinforcement structure for protecting integrated circuit module
FR2724477B1 (fr) * 1994-09-13 1997-01-10 Gemplus Card Int Procede de fabrication de cartes sans contact
DE19632113C1 (de) 1996-08-08 1998-02-19 Siemens Ag Chipkarte, Verfahren zur Herstellung einer Chipkarte und Halbleiterchip zur Verwendung in einer Chipkarte
DE19708617C2 (de) * 1997-03-03 1999-02-04 Siemens Ag Chipkartenmodul und Verfahren zu seiner Herstellung sowie diesen umfassende Chipkarte
EP1900263A4 (de) * 2005-07-04 2011-03-23 Univ Griffith Herstellung elektronischer komponenten in kunststoff
KR100651563B1 (ko) * 2005-07-07 2006-11-29 삼성전기주식회사 전자부품이 내장된 배선기판의 제조방법

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1483570A (de) * 1965-06-23 1967-09-06
US3387365A (en) * 1965-09-28 1968-06-11 John P. Stelmak Method of making electrical connections to a miniature electronic component
US3614832A (en) * 1966-03-09 1971-10-26 Ibm Decal connectors and methods of forming decal connections to solid state devices
US3838984A (en) * 1973-04-16 1974-10-01 Sperry Rand Corp Flexible carrier and interconnect for uncased ic chips
US3859723A (en) * 1973-11-05 1975-01-14 Microsystems Int Ltd Bonding method for multiple chip arrays
US3998377A (en) * 1974-12-09 1976-12-21 Teletype Corporation Method of and apparatus for bonding workpieces
FR2470414A1 (fr) * 1979-11-27 1981-05-29 Flonic Sa Systeme de connexion electrique et carte a memoire faisant application de ce systeme
DE3019207A1 (de) * 1980-05-20 1981-11-26 GAO Gesellschaft für Automation und Organisation mbH, 8000 München Traegerelement fuer einen ic-chip
US4549247A (en) * 1980-11-21 1985-10-22 Gao Gesellschaft Fur Automation Und Organisation Mbh Carrier element for IC-modules
DE3336606A1 (de) * 1983-10-07 1985-04-25 Siemens AG, 1000 Berlin und 8000 München Verfahren zur mikropackherstellung
FR2584235B1 (fr) * 1985-06-26 1988-04-22 Bull Sa Procede de montage d'un circuit integre sur un support, dispositif en resultant et son application a une carte a microcircuits electroniques
DE3686990T2 (de) * 1985-08-23 1993-04-22 Nec Corp Verfahren zum herstellen einer halbleiteranordnung wobei ein filmtraegerband angewendet wird.
JPH074995B2 (ja) * 1986-05-20 1995-01-25 株式会社東芝 Ｉｃカ−ド及びその製造方法
FR2599165A1 (fr) * 1986-05-21 1987-11-27 Michot Gerard Objet associe a un element electronique et procede d'obtention

Also Published As

Publication number Publication date
JPH01198351A (ja) 1989-08-09
FR2625067B1 (de) 1995-05-19
KR890011511A (ko) 1989-08-14
EP0323295A1 (de) 1989-07-05
EP0323295B1 (de) 1993-01-13
US4941257A (en) 1990-07-17
FR2625067A1 (fr) 1989-06-23
DE3877550T2 (de) 1993-05-13
JP2931864B2 (ja) 1999-08-09

Similar Documents

Publication Publication Date Title
DE58908749D1 (de) Verfahren zum Befestigen von elektronischen Bauelementen auf Substraten und Anordnung zur Durchführung desselben.
DE69410737D1 (de) Vorrichtung und Verfahren zum Löten von elektronischen Baugruppen auf Leiterplatten
DE3881543T2 (de) Lösbare Halterung und Verfahren zum Montieren eines biegsamen Filmträgers für einen Halbleiterchip auf einem Schaltungssubstrat.
DE471867T1 (de) Verfahren und vorrichtung zum elektronischen datenaustausch.
DE69020696T2 (de) Verfahren zum Montieren eines elektrischen Bauteils auf einer Leiterplatte.
DE69113495T2 (de) Aufbau und Verfahren zum Zusammenbau eines Airbagmoduls.
DE69113679D1 (de) Verfahren und Bauteil zum Montieren von Bauelementen auf einer Leiterplatte.
GB2288084B (en) Apparatus and method for testing circuit traces on a flexible substrate
DE69226937T2 (de) Prüfverfahren für Leiterplatten
DE68917813D1 (de) Verfahren und Vorrichtung zum Spritzgiessen von Leiterplatten.
DE69113537D1 (de) Verfahren und Vorrichtung zur Musterprüfung gedrukter Schaltungsplatten.
DE68911634D1 (de) Verfahren und Schaltungsanordnung zum Verarbeiten eines Bildsignals.
DE69102788T2 (de) Verpackungen für Leiterplatten und Verfahren zum Herausnehmen der Leiterplatten.
DE3877550D1 (de) Verfahren zum befestigen eines elektronischen bausteins und seiner kontakte auf einen traeger.
DE3881360D1 (de) Verfahren zum anbringen eines elektronischen bauelementes auf einem substrat.
DE3855197D1 (de) Verfahren zum Plazieren einer elektronischen Komponente und seiner elektronsichen Verbindungen auf einer Unterlage
DE69005444T2 (de) Verfahren und vorrichtung zur fixierung eines elektronischen schaltungssubstrates auf einem träger.
DE69109253T2 (de) Verfahren und Vorrichtung zum Nivellieren von Lötzinn auf Leiterplatten.
DE69013976T2 (de) Verfahren zum Montieren von elektronischen Bauteilen auf Leiterplatten.
EP0488188A3 (en) Method of and apparatus for inspecting the width of a wiring line on a printed board
DE69018342D1 (de) Reparaturverfahren für eine Vorrichtung mit integrierten Schaltkreisen auf einem Trägersubstrat.
DE3481736D1 (de) Verfahren und schaltungsanordnung zum pruefen eines programms in datenverarbeitungsanlagen.
DE3871996T2 (de) Verfahren und apparat zum montieren eines biegsamen filmtraegers fuer einen halbleiterchip auf einem schaltungssubstrat.
DE58900132D1 (de) Verfahren und vorrichtung zum montieren von riemen an riementrieben.
DE3779541D1 (de) Verfahren zum programmieren eines elektronischen taxameters und entsprechendes elektronisches taxameter.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee