USRE35578E - Method to install an electronic component and its electrical connections on a support, and product obtained thereby - Google Patents

Method to install an electronic component and its electrical connections on a support, and product obtained thereby Download PDF

Info

Publication number
USRE35578E
USRE35578E US08/198,208 US19820894A USRE35578E US RE35578 E USRE35578 E US RE35578E US 19820894 A US19820894 A US 19820894A US RE35578 E USRE35578 E US RE35578E
Authority
US
United States
Prior art keywords
electronic component
layer
method
zones
metallic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/198,208
Inventor
Jean-Pierre Gloton
Gerard Coiton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SGS Thomson Microelectronics Inc
Original Assignee
SGS Thomson Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US07/283,214 priority Critical patent/US4908937A/en
Priority to US85508692A priority
Application filed by SGS Thomson Microelectronics Inc filed Critical SGS Thomson Microelectronics Inc
Priority to US08/198,208 priority patent/USRE35578E/en
Application granted granted Critical
Publication of USRE35578E publication Critical patent/USRE35578E/en
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06KRECOGNITION OF DATA; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07743External electrical contacts
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion

Abstract

Disclosed is a method for installing an electronic component and its electrical connections on a support provided with a cavity to house said component. A metallic layer is cut out into zones on which there is deposited a layer of polyimide which mechanically holds the said zones during the operations for the electrical connection of the electronic component and for encapsulation and installation on the support. This method avoids the use of a supporting film and of a bonder to fix the metallic joints to the film, namely elements that do not withstand high temperatures during encapsulation.

Description

.Iadd.This is a continuation of application Ser. No. 07/855,086, filed Mar. 20, 1992 now abandoned. .Iaddend.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention concerns a method to install an electrical component and its contacts on a support, such as an identification or bank card; it also concerns the product obtained by the implementation of this method.

2. Description of the Prior Art

Identification or identity cards are used in many fields, especially in the field of bank cards or credit cards. However, for a long time, apart from an identification number and the bearer's number, these cards have had only a magnetic recording enabling identification by magnetic reading. For many years now, these cards have been used for other functions than for identifying the bearer and, especially, for prepayment and protection against fraudulent activities. To this end, the card has an active electronic component which may consist of an electronic memory which may or may not be associated with a microprocessor, thus enabling its use especially for banking type applications.

Prior art cards, which have an electronic component are manufactured in various ways. According to a first method, a cavity is made in the thickness of the card to accommodate the electronic component. According to another method, known as "co-lamination", thin layers of plastic material as an epoxy material, polyethylene, polyvinylchloride etc. are laminated around the component. During the implementation of these methods, various other operations are further performed to connect the terminals of the electronic component electrically with metallizations placed on the surface of the card.

One method used to install the electronic component in the cavity made in the card and to place metallizations on the card as well as to make the connections between the terminals of the card and the metallizations consists, as shown in FIG. 1, in the use of a non-conductive film 1, made of an epoxy material, for example. This film has, on one side, the electronic component in the form of a chip (reference 2) and, on the other side, metallized surfaces such as those marked 3, 4 and 5 separated from one another by spaces 6 and 7 without metallization. These metallized surfaces 3, 4 and 5 communicate with the other side of the film 1 by means of holes 8, 9 and 10 through which the ends of the conducting wires 11, 12 and 13 are connected with the corresponding metallized surfaces by any known means such as a conductive bonder. The other end of each conducting wire is connected to an output terminal 14, 15 or 16 of the chip 2.

These operations are then followed by the coating of the chip 2 with resin and curing of the resin, by heat, to encapsulate the chip. The chip can then be installed in the cavity of the card and metallizations can be placed at the edge of the cavity by simply fitting in the chip and bonding the support film 1 to the card after it has been cut out to the requisite dimensions.

The method which has just been briefly described above has the following drawback: the film 1 and the bonder used to hold the metallizations 3, 4 and 5 cannot withstand temperatures of more than than 150° C. The result thereof is a considerable increase in the time needed to cure the resin used to encapsulate the chip 2. This is costly, especially in an automatic manufacturing line.

An object of the present invention, therefore, is to overcome the above-mentioned drawbacks by the application of a method for installing an electronic component and its electrical connections on a support enabling higher curing temperature for the coating resin, thus giving a shorter curing time and, therefore, lower costs.

SUMMARY OF THE INVENTION

The invention relates to a method for installing an electronic component and its electrical connections in a support having a cavity to house said component, said method comprising the following operations:

(a) the depositing of a metallic layer on a working support such as a wafer;

(b) the cutting up of this metallic layer into zones that are electrically insulated from one another,

(c) the depositing of a polyimide layer on one side of these metallic zones,

(d) the laying, on one side of these metallic zones, of the electronic component having output terminals,

(e) the electrical connection of the output terminals of the electronic component to the metallic zones,

(f) the coating of the electrical component by a resin,

(g) the heating of the entire unit at a high temperature so as to quickly obtain the hardening of the resin,

(h) the positioning of the set on the support, so that the encapsulated electronic component is housed in the cavity.

The invention also relates to a product, obtained by implementing said method, which comprises a supporting card provided with a cavity and an electronic component placed in said cavity, wherein said electronic component is placed directly on a metallic layer which is bonded to the card and wherein this metallic layer is divided into zones, each corresponding to a contact.

In an alternative embodiment of the method, the product obtained has an electronic component which is fixed to the metallic layer by means of a polyimide layer.

BRIEF DESCRIPTION OF THE DRAWINGS

Other features and advantages of the present invention will appear from the following description of a particular embodiment, made with reference to the appended drawings, of which:

FIG. 1 is a perspective view of a supporting film for an electronic component and its electrical connections, implementing a method according to the invention,

FIG. 2 is a perspective view of a memory card designed to receive an electronic component,

FIG. 3 is a perspective view of an electronic component placed on a metallic layer of the support, implementing the method according to the invention,

FIG. 4 is a perspective view of another embodiment of the invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

FIG. 1 corresponds to the prior art and has been described in the preamble. FIG. 2 shows a memory card 20 which has, in its middle, a cavity 21 in which an electronic component, for example the chip 2 of FIG. 1, has to be housed. In the prior art method, to install the chip in its housing, it is of course necessary to present the film 1 upside down with respect to the card 20, so that the chip 2 gets fitted into the cavity 21.

According to the invention, the supporting film 1 is replaced by a layer 22 of a metal such as, for example, copper or nickel. This layer will be a few tens of microns thick, for example eighty microns thick. This metallic layer 22, deposited on a working support (not shown) is cut out long the line shown by the segments 23 to 30 connected to the center by a circular cut 31. This circular cut can be made by any known means and, notably, by a chemical attacking process such as etching or a mechanical process in using a laser device.

These various segments 23 to 31 delineate metallic zones such as those marked 32 and 33, which are electrically separated so as to act as contacts. To ensure that these different zones do not get separated from one another, a layer 34 of polyimide or silicone is deposited on their entire surface. This deposit is made in liquid phase on the metal and naturally adheres to the latter without modifying the structure of the metal and of the metallic zones. Instead of polyimide or silicone, it is possible to use epoxy resin deposited at very high temperature. This polyimide layer is about a few microns thick; for example it is three microns thick. In FIG. 3, this polyimide layer is assumed to be transparent.

In the next operation, an electronic component 35 is laid down and bonded to the metallic layer 22. For this purpose, two methods are possible: one method is to turn over the unit of FIG. 3 so that the polyimide layer 34 is in contact with the working support (FIG. 4). The other method is to remove the polyimide layer at the position where the component 35 has to be bonded by any known method, for example by chemical etching with masking. In this second method, the mask is designed to remove the polyimide layer, not only at the position of the component 35 but also at the places 36 where the electrical connections between the component and the metallic zones have to be made. When the zone of the component has been cleared in the polyimide layer, the component 35 is bonded to said zone by means of a bonder which withstands high temperatures.

This operation for bonding the component 35 is followed by an operation for the electrical connection of each of the output terminals 35 of the chip 3S to a metallic zone 32 by means of a conductive wire 38. The ends of each conducting wire can be connected by any known means, for example by bonding, using a conductive bonder.

At this stage in the method, the set comprising the polyimide layer 34 and the metallic layer 22, carrying the electrical component 35 and the electrical connections 38 is ready for the encapsulation of the electrical component 35 ad the electrical connections by any known method, particularly molding in resin followed by the heating of the set to harden the resin and obtain a compact block (not shown). Owing the absence of a supporting film for the metallic layer and of a holding bonder between this metallic layer and the supporting film, namely elements that do not withstand temperatures of over 150° C., the set shown in each of the FIGS. 3 and 4 can be heated to temperatures up to 300° C., thus considerably accelerating the process by which the encapsulating resin is hardened. The result of this is a simpler type of automatic manufacturing line and saving of time and money.

When the encapsulating operation is over, the component/metallic layer set is installed on the card 20 (FIG. 2) so that the compact block containing the component 35 and its electrical connections fit into the cavity 21 and so that the metallic zones lie on the edges of the cavity where they are fixed by any known methods, notably by boding. It will be noted that these metallic zones lie directly on the edges of the cavity 21 in the case of FIG. 4, but do so through the polyimide layer 34 in the case of FIG. 3.

In the case of FIG. 4, since the polyimide layer 34 meets the outer side of the metallic zones after being installed on the card, this layer must be removed to clear the metallic zones so that they fulfil their role of electrical contacts. This removing process can be performed by any known method, for example by chemical etching without masks or, again, by a mechanical method such as polishing.

In the example of FIG. 2, there is also provision to remove the polyimide burn which may be formed n the side of the metallic zones opposite that of the polyimide layer. This cleaning operation can be performed before or after the component/metallic layer set is installed on the card. In this cleaning operation, it should be seen to it that the underlying polyimide layer 44 is not damaged.

During this operation to remove the polyimide layer or its burrs on the opposite side, the polyimide in the spaces between the metallic zones is also removed, so that said zones appear in relief on the center of the support 20 and in such a way that there may be communication holes between the cavity 21 and the environment outside the card. To prevent these holes, it is provided that the encapsulation process will give a capsule with dimensions as close as possible to those of the cavity. It may also be provided to let the polyimide remain between the metallic zones: this means that no chemical etching process should be used to remove the polyimide but that, rather mechanical polishing should be used.

In the case of the method corresponding to FIG. 3, the polyimide layer 34 remains in position in the final device. According to an alternative method, the polyimide layer may be removed after the set is installed in the card but, in this case, it must be noted that the mechanical strength of the metallic zones is lower. To overcome this problem, it is proposed to leave the polyimide joints in their position between said zones and to replace the polyimide layer by a layer of bonder which is used to fix the set to the card.

Claims (15)

What is claimed is:
1. A method for installing an electronic component and its, electrical connections in a support having a cavity to house said component, said method comprising the following operations:
(a) depositing of a metallic layer;
(b) cutting up of this metallic layer into zones that are electrically insulated from one another,
(c) depositing of a polyimide layer on one side of these metallic zones,
(d) laying, on one side of these metallic zones, the electronic component having output terminals,
(e) electrically connecting the output terminals of the electronic component to the metallic zones,
(f) coating of the electrical component by a resin,
(g) heating of the entire unit at a high temperature so as to quickly obtain the hardening of the resin,
(h) positioning of the unit on the support, so that the encapsulated electronic component is housed in the cavity.
2. A method according to claim 1 wherein the electronic component is laid on that side of the metallic layer which is opposite the polyimide layer and wherein it comprises the following additional operation:
the removal of the polyimide layer so as to clear the metallic zones without damaging the polyimide joints between the metallic zones.
3. A method according to claim 2, wherein the operation for the removal of the polyimide is designed also to remove the polyimide joints between the metallic zones.
4. A method according to claim 1, wherein the electronic component is laid on the side of the polyimide layer and wherein the operation for the electrical connection of the output terminals of the electronic component is preceded by an operation to remove the layer of polyimide at least at the positions of the metallic zones designed to set up the electrical connections.
5. A method according to claim 4, wherein the operation to remove the polyimide layer also concerns the position where the electronic component has to be laid.
6. A method according to claim 4 or 5, wherein the operation to install the unit on the support is preceded by an operation to remove the polyimide layer without damaging the polyimide joints between the metallic zones.
7. A method for installing an electronic component and its electrical connections in a support having a cavity to house said component, said method comprising the following operations:
(a) depositing of a metallic layer;
(b) cutting up of this metallic layer into zones that are electrically insulated from one another,
(c) depositing of a silicone and/or epoxy resin layer on one side of these metallic zones,
(d) laying, on one side of these metallic zones, the electronic component having output terminals,
(e) the electrically connecting the output terminals of the electric component to the metallic zones,
(f) coating of the electrical component by a resin,
(g) heating of the entire unit at a high temperature so as to quickly obtain the hardening of the resin,
(h) positioning of the unit on the support, so that the encapsulated electronic component is housed in the cavity. .Iadd.
8. A method for installing an electronic component in a housing, comprising the steps of:
forming a conducting layer having a plurality of zones electrically insulated from each other;
forming an insulating layer on a first side of the conducting layer, wherein the insulating layer is resistant to relatively high temperature processing;
placing the electronic component on a second side of the conducting layer opposite the first side;
electrically connecting output terminals of the electronic component to the zones of the conducting layer;
covering the electronic component with a resin; and
heating the resin to a relatively high temperature to quickly harden it..Iaddend..Iadd.
9. The method of claim 8, wherein the conducting layer is formed from metal..Iaddend..Iadd.
10. The method of claim 9, wherein the metal comprises copper..Iaddend..Iadd.11. The method of claim 9, wherein the metal comprises nickel..Iaddend..Iadd.12. The method of claim 8, wherein the
insulating layer comprises polyimide..Iaddend..Iadd.13. The method of claim 8, wherein the insulating layer comprises silicone..Iaddend..Iadd.14. The method of claim 8, wherein the insulating
layer comprises epoxy resin..Iaddend..Iadd.15. The method of claim 8, further comprising the step of:
placing the covered electronic component into a support structure having a cavity therein for receiving the covered electronic
component..Iaddend..Iadd.16. The method of claim 15, wherein portions of the conducting layer zones contact electrically conductive structures in
the support structure..Iaddend..Iadd.17. A method for installing an electronic component in a housing, comprising the steps of:
forming a conducting layer having a plurality of zones electrically insulated from each other;
forming an insulating layer on a first side of the conducting layer, wherein the insulating layer is resistant to relatively high temperature processing;
placing the electronic component on the first side of the conducting layer and separated therefrom by the insulating layer;
electrically conducting output terminals of the electronic component to the zones of the conducting layer;
covering the electronic component with a resin; and
heating the resin to a relatively high temperature to quickly harden it..Iaddend..Iadd.18. The method of claim 13, further comprising the step of:
before said placing step, forming openings in the insulating layer to expose portions of the conducting layer zones therein suitable for making
electrical connection therewith..Iaddend..Iadd.19. The method of claim 18, wherein said step of forming openings includes forming an opening in a central region suitable for placement of the electrical component, and wherein said placing step includes placing the electrical component into the central region opening..Iaddend.
US08/198,208 1987-12-14 1994-02-28 Method to install an electronic component and its electrical connections on a support, and product obtained thereby Expired - Lifetime USRE35578E (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US07/283,214 US4908937A (en) 1987-12-14 1988-12-12 Method to install an electronic component and its electrical connections on a support, and product obtained thereby
US85508692A true 1992-03-20 1992-03-20
US08/198,208 USRE35578E (en) 1988-12-12 1994-02-28 Method to install an electronic component and its electrical connections on a support, and product obtained thereby

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/198,208 USRE35578E (en) 1988-12-12 1994-02-28 Method to install an electronic component and its electrical connections on a support, and product obtained thereby

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US07/283,214 Reissue US4908937A (en) 1987-12-14 1988-12-12 Method to install an electronic component and its electrical connections on a support, and product obtained thereby
US85508692A Continuation 1992-03-20 1992-03-20

Publications (1)

Publication Number Publication Date
USRE35578E true USRE35578E (en) 1997-08-12

Family

ID=26961920

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/198,208 Expired - Lifetime USRE35578E (en) 1987-12-14 1994-02-28 Method to install an electronic component and its electrical connections on a support, and product obtained thereby

Country Status (1)

Country Link
US (1) USRE35578E (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6606789B2 (en) * 2000-04-19 2003-08-19 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus in a production line
US6655021B2 (en) * 2000-04-06 2003-12-02 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus for improving mounting
US20070006456A1 (en) * 2005-07-07 2007-01-11 Samsung Electro-Mechanics Co., Ltd. Method for manufacturing circuit board with built-in electronic components

Citations (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3325882A (en) * 1965-06-23 1967-06-20 Ibm Method for forming electrical connections to a solid state device including electrical packaging arrangement therefor
US3387365A (en) * 1965-09-28 1968-06-11 John P. Stelmak Method of making electrical connections to a miniature electronic component
US3614832A (en) * 1966-03-09 1971-10-26 Ibm Decal connectors and methods of forming decal connections to solid state devices
US3838984A (en) * 1973-04-16 1974-10-01 Sperry Rand Corp Flexible carrier and interconnect for uncased ic chips
US3859723A (en) * 1973-11-05 1975-01-14 Microsystems Int Ltd Bonding method for multiple chip arrays
US3998377A (en) * 1974-12-09 1976-12-21 Teletype Corporation Method of and apparatus for bonding workpieces
US4132856A (en) * 1977-11-28 1979-01-02 Burroughs Corporation Process of forming a plastic encapsulated molded film carrier CML package and the package formed thereby
EP0019280A1 (en) * 1979-05-17 1980-11-26 GAO Gesellschaft für Automation und Organisation mbH Identity card with an integrated circuit component
EP0029785A1 (en) * 1979-11-27 1981-06-03 Societe Flonic Electrical connection system
FR2483128A1 (en) * 1980-05-20 1981-11-27 Gao Ges Automation Org Holder element for a chip integrated circuits
GB2081974A (en) * 1980-08-05 1982-02-24 Gao Ges Automation Org Carrier element for an ic module
GB2088630A (en) * 1980-11-21 1982-06-09 Gao Ges Automation Org A carrier element for ic modules
JPS5990183A (en) * 1982-11-15 1984-05-24 Sony Corp Card
US4460825A (en) * 1980-12-08 1984-07-17 Gao Gesellschaft Fur Automation Und Organisation Mbh Carrier element for an IC module
FR2547457A1 (en) * 1983-06-09 1984-12-14 Toshiba Kk Card with integrated circuit module
EP0128822A1 (en) * 1983-06-09 1984-12-19 Flonic S.A. Method of producing memory cards, and cards obtained thereby
EP0132183A1 (en) * 1983-06-29 1985-01-23 Sligos Method for producing memory cards
JPS6095941A (en) * 1983-10-31 1985-05-29 Toshiba Corp Semiconductor device
JPS6115289A (en) * 1984-06-29 1986-01-23 Mitsubishi Plastics Ind Ltd Memory card
US4567643A (en) * 1983-10-24 1986-02-04 Sintra-Alcatel Method of replacing an electronic component connected to conducting tracks on a support substrate
EP0189039A2 (en) * 1985-01-21 1986-07-30 Lupa Finances S.A. Card with a microprocessor and/or at least an electronic memory
EP0197438A1 (en) * 1985-04-02 1986-10-15 Eta SA Fabriques d'Ebauches Method of manufacturing electronic modules for microcircuit boards and modules obtained by this method
FR2583574A1 (en) * 1985-06-14 1986-12-19 Eurotechnique Sa Micromodule is buried contacts and card containing circuits comprising such a micromodule.
EP0207853A1 (en) * 1985-06-26 1987-01-07 Bull S.A. Method for mounting an integrated circuit on a support, resultant device and its use in an electronic microcircuit card
EP0211360A2 (en) * 1985-07-27 1987-02-25 Dai Nippon Insatsu Kabushiki Kaisha IC card
EP0213764A2 (en) * 1985-08-06 1987-03-11 THE GENERAL ELECTRIC COMPANY, p.l.c. Preparation of fragile sheet-like devices, such as lead frames
US4661653A (en) * 1984-12-27 1987-04-28 Seiichiro Aigo Package assembly for semiconductor device
US4667402A (en) * 1983-10-07 1987-05-26 Siemens Aktiengesellschaft Method for micro-pack production
EP0231937A2 (en) * 1986-02-06 1987-08-12 Hitachi Maxell Ltd. An arrangement of a semiconductor device for use in a card
EP0246744A2 (en) * 1986-05-20 1987-11-25 Kabushiki Kaisha Toshiba IC card and method of manufacturing the same
EP0246973A1 (en) * 1986-05-21 1987-11-25 Gérard Jacques Guy Michot Object associated with an electronic element and manufacturing method
US4746392A (en) * 1982-12-28 1988-05-24 Gao Gesellschaft Fur Automation Und Organisation Mbh Method for producing an identification card with an integrated circuit
US4763409A (en) * 1985-08-23 1988-08-16 Nec Corporation Method of manufacturing semiconductor device
US4801765A (en) * 1986-01-06 1989-01-31 American Telephone And Telegraph Company, At&T Bell Laboratories Electronic component package using multi-level lead frames
US4835846A (en) * 1987-09-14 1989-06-06 Em Microelectronic Marin Sa Method of manufacture of electronic modules for cards with microcircuits
FR2624999A1 (en) * 1987-12-22 1989-06-23 Sgs Thomson Microelectronics Method of manufacturing smart cards
US4897534A (en) * 1986-11-20 1990-01-30 Gao Gesellschaft Fur Automation Und Organisation Mbh Data carrier having an integrated circuit and a method for producing the same
US4941257A (en) * 1987-12-22 1990-07-17 Sgs-Thomson Microelectronics Sa Method for fixing an electronic component and its contacts to a support
US4943464A (en) * 1987-12-14 1990-07-24 Sgs-Thomson Microelectronics Sa Electronic component support for memory card and product obtained thereby
JP5990183B2 (en) 2010-11-24 2016-09-07 エッシー−イーデー ゲーエムベーハーEesy−Id Gmbh Detector for detecting blood count parameters
JP6095941B2 (en) 2012-10-19 2017-03-15 株式会社三共 Game system, a game machine and the management apparatus
JP6115289B2 (en) 2013-04-25 2017-04-19 東京電力ホールディングス株式会社 Position detecting method and a position detecting device of the debris

Patent Citations (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3325882A (en) * 1965-06-23 1967-06-20 Ibm Method for forming electrical connections to a solid state device including electrical packaging arrangement therefor
US3387365A (en) * 1965-09-28 1968-06-11 John P. Stelmak Method of making electrical connections to a miniature electronic component
US3614832A (en) * 1966-03-09 1971-10-26 Ibm Decal connectors and methods of forming decal connections to solid state devices
US3838984A (en) * 1973-04-16 1974-10-01 Sperry Rand Corp Flexible carrier and interconnect for uncased ic chips
US3859723A (en) * 1973-11-05 1975-01-14 Microsystems Int Ltd Bonding method for multiple chip arrays
US3998377A (en) * 1974-12-09 1976-12-21 Teletype Corporation Method of and apparatus for bonding workpieces
US4132856A (en) * 1977-11-28 1979-01-02 Burroughs Corporation Process of forming a plastic encapsulated molded film carrier CML package and the package formed thereby
EP0019280A1 (en) * 1979-05-17 1980-11-26 GAO Gesellschaft für Automation und Organisation mbH Identity card with an integrated circuit component
EP0029785A1 (en) * 1979-11-27 1981-06-03 Societe Flonic Electrical connection system
US4474292A (en) * 1980-05-20 1984-10-02 Gao Gesellschaft Fur Automation Und Organisation Mbh Carrier element for an IC-chip
US4829666A (en) * 1980-05-20 1989-05-16 Gao Gesellschaft Fur Automation Und Organisation Mbh Method for producing a carrier element for an IC-chip
FR2483128A1 (en) * 1980-05-20 1981-11-27 Gao Ges Automation Org Holder element for a chip integrated circuits
GB2081974A (en) * 1980-08-05 1982-02-24 Gao Ges Automation Org Carrier element for an ic module
GB2088630A (en) * 1980-11-21 1982-06-09 Gao Ges Automation Org A carrier element for ic modules
US4460825A (en) * 1980-12-08 1984-07-17 Gao Gesellschaft Fur Automation Und Organisation Mbh Carrier element for an IC module
JPS5990183A (en) * 1982-11-15 1984-05-24 Sony Corp Card
US4746392A (en) * 1982-12-28 1988-05-24 Gao Gesellschaft Fur Automation Und Organisation Mbh Method for producing an identification card with an integrated circuit
US4843225A (en) * 1982-12-28 1989-06-27 G A O Gesellschaft Fur Automation Und Organisation Mbh Identification card with an integrated circuit
EP0128822A1 (en) * 1983-06-09 1984-12-19 Flonic S.A. Method of producing memory cards, and cards obtained thereby
FR2547457A1 (en) * 1983-06-09 1984-12-14 Toshiba Kk Card with integrated circuit module
EP0132183A1 (en) * 1983-06-29 1985-01-23 Sligos Method for producing memory cards
US4667402A (en) * 1983-10-07 1987-05-26 Siemens Aktiengesellschaft Method for micro-pack production
US4567643A (en) * 1983-10-24 1986-02-04 Sintra-Alcatel Method of replacing an electronic component connected to conducting tracks on a support substrate
JPS6095941A (en) * 1983-10-31 1985-05-29 Toshiba Corp Semiconductor device
JPS6115289A (en) * 1984-06-29 1986-01-23 Mitsubishi Plastics Ind Ltd Memory card
US4661653A (en) * 1984-12-27 1987-04-28 Seiichiro Aigo Package assembly for semiconductor device
EP0189039A2 (en) * 1985-01-21 1986-07-30 Lupa Finances S.A. Card with a microprocessor and/or at least an electronic memory
US4733061A (en) * 1985-01-21 1988-03-22 Lupa Finances S.A. Card provided with a microprocessor and/or at least one electronic memory
US4674175A (en) * 1985-04-02 1987-06-23 Eta Sa Fabrique D'ebauches Process for manufacturing electronic modules for microcircuit cards
EP0197438A1 (en) * 1985-04-02 1986-10-15 Eta SA Fabriques d'Ebauches Method of manufacturing electronic modules for microcircuit boards and modules obtained by this method
FR2583574A1 (en) * 1985-06-14 1986-12-19 Eurotechnique Sa Micromodule is buried contacts and card containing circuits comprising such a micromodule.
EP0207853A1 (en) * 1985-06-26 1987-01-07 Bull S.A. Method for mounting an integrated circuit on a support, resultant device and its use in an electronic microcircuit card
EP0211360A2 (en) * 1985-07-27 1987-02-25 Dai Nippon Insatsu Kabushiki Kaisha IC card
EP0213764A2 (en) * 1985-08-06 1987-03-11 THE GENERAL ELECTRIC COMPANY, p.l.c. Preparation of fragile sheet-like devices, such as lead frames
US4763409A (en) * 1985-08-23 1988-08-16 Nec Corporation Method of manufacturing semiconductor device
US4801765A (en) * 1986-01-06 1989-01-31 American Telephone And Telegraph Company, At&T Bell Laboratories Electronic component package using multi-level lead frames
EP0231937A2 (en) * 1986-02-06 1987-08-12 Hitachi Maxell Ltd. An arrangement of a semiconductor device for use in a card
EP0246744A2 (en) * 1986-05-20 1987-11-25 Kabushiki Kaisha Toshiba IC card and method of manufacturing the same
EP0246973A1 (en) * 1986-05-21 1987-11-25 Gérard Jacques Guy Michot Object associated with an electronic element and manufacturing method
US4897534A (en) * 1986-11-20 1990-01-30 Gao Gesellschaft Fur Automation Und Organisation Mbh Data carrier having an integrated circuit and a method for producing the same
US5055913A (en) * 1986-11-20 1991-10-08 Gao Gesellschaft Fur Automation Und Organisation Mbh Terminal arrangement for integrated circuit device
US4835846A (en) * 1987-09-14 1989-06-06 Em Microelectronic Marin Sa Method of manufacture of electronic modules for cards with microcircuits
US4943464A (en) * 1987-12-14 1990-07-24 Sgs-Thomson Microelectronics Sa Electronic component support for memory card and product obtained thereby
FR2624999A1 (en) * 1987-12-22 1989-06-23 Sgs Thomson Microelectronics Method of manufacturing smart cards
US4941257A (en) * 1987-12-22 1990-07-17 Sgs-Thomson Microelectronics Sa Method for fixing an electronic component and its contacts to a support
JP5990183B2 (en) 2010-11-24 2016-09-07 エッシー−イーデー ゲーエムベーハーEesy−Id Gmbh Detector for detecting blood count parameters
JP6095941B2 (en) 2012-10-19 2017-03-15 株式会社三共 Game system, a game machine and the management apparatus
JP6115289B2 (en) 2013-04-25 2017-04-19 東京電力ホールディングス株式会社 Position detecting method and a position detecting device of the debris

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
IBM Technical Disclosure Bulletin, vol. 11, No. 3 Aug. 3, 1968, F. J. Kurtz, Joining Semiconductor CIPS to A Decal Interconnection Overlay, p. 309. *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6655021B2 (en) * 2000-04-06 2003-12-02 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus for improving mounting
US6606789B2 (en) * 2000-04-19 2003-08-19 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus in a production line
US20070006456A1 (en) * 2005-07-07 2007-01-11 Samsung Electro-Mechanics Co., Ltd. Method for manufacturing circuit board with built-in electronic components
US7328504B2 (en) * 2005-07-07 2008-02-12 Samsung Electro-Mechanics Co., Ltd Method for manufacturing circuit board with built-in electronic components

Similar Documents

Publication Publication Date Title
KR960003768B1 (en) Stacked chip assembly and the manufacturing process therefor
US6228675B1 (en) Microcap wafer-level package with vias
US5281855A (en) Integrated circuit device including means for facilitating connection of antenna lead wires to an integrated circuit die
US7781240B2 (en) Integrated circuit device
US5068714A (en) Method of electrically and mechanically connecting a semiconductor to a substrate using an electrically conductive tacky adhesive and the device so made
CN1568546B (en) Semiconductor device and method of manufacturing the same
US6410355B1 (en) Semiconductor package using terminals formed on a conductive layer of a circuit board
US5892661A (en) Smartcard and method of making
KR101236577B1 (en) Double interface communication electronic module, in particular for a chip card
US6095423A (en) Method of producing a smart card module, a smart card module produced by the method, and a combination smart card containing the smart card module
US6404643B1 (en) Article having an embedded electronic device, and method of making same
US5255430A (en) Method of assembling a module for a smart card
US20040011699A1 (en) Plastic package base, air cavity type package and their manufacturing methods
US5147210A (en) Polymer film interconnect
US6777767B2 (en) Methods for producing packaged integrated circuit devices & packaged integrated circuit devices produced thereby
JP2782558B2 (en) The improved compact transponder
US7071028B2 (en) Semiconductor device and its manufacturing method
US6838773B2 (en) Semiconductor chip and semiconductor device using the semiconductor chip
KR960006763B1 (en) Wiring substrate, film carrier, semiconductor device made by using the film carrier, and mounting structure comprising the semiconductor device
US20050258530A1 (en) Micropede stacked die component assembly
US5880934A (en) Data carrier having separately provided integrated circuit and induction coil
JP3230683B2 (en) Chip module
EP0471003B1 (en) Method of grounding an ultra high density pad array chip carrier
NL194174C (en) Supporting structure for a ge'ntegreerd circuit chip.
EP1260938B1 (en) Flexible connection between chip and interface with or without contact

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12