DE3855197T2 - Verfahren zum Plazieren einer elektronischen Komponente und seiner elektronsichen Verbindungen auf einer Unterlage - Google Patents
Verfahren zum Plazieren einer elektronischen Komponente und seiner elektronsichen Verbindungen auf einer UnterlageInfo
- Publication number
- DE3855197T2 DE3855197T2 DE3855197T DE3855197T DE3855197T2 DE 3855197 T2 DE3855197 T2 DE 3855197T2 DE 3855197 T DE3855197 T DE 3855197T DE 3855197 T DE3855197 T DE 3855197T DE 3855197 T2 DE3855197 T2 DE 3855197T2
- Authority
- DE
- Germany
- Prior art keywords
- electronic
- placing
- base
- connections
- electronic component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07745—Mounting details of integrated circuit chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Credit Cards Or The Like (AREA)
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8717386A FR2624651B1 (fr) | 1987-12-14 | 1987-12-14 | Procede de mise en place d'un composant electronique et de ses connexions electriques sur un support et produit ainsi obtenu |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3855197D1 DE3855197D1 (de) | 1996-05-15 |
DE3855197T2 true DE3855197T2 (de) | 1996-10-02 |
Family
ID=9357823
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE3855197T Expired - Fee Related DE3855197T2 (de) | 1987-12-14 | 1988-12-09 | Verfahren zum Plazieren einer elektronischen Komponente und seiner elektronsichen Verbindungen auf einer Unterlage |
Country Status (6)
Country | Link |
---|---|
US (1) | US4908937A (de) |
EP (1) | EP0321327B1 (de) |
JP (1) | JP2761501B2 (de) |
KR (1) | KR890010748A (de) |
DE (1) | DE3855197T2 (de) |
FR (1) | FR2624651B1 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2664721B1 (fr) * | 1990-07-10 | 1992-09-25 | Gemplus Card Int | Carte a puce renforcee. |
DE4224103A1 (de) * | 1992-07-22 | 1994-01-27 | Manfred Dr Ing Michalk | Miniaturgehäuse mit elektronischen Bauelementen |
FR2695234B1 (fr) * | 1992-08-26 | 1994-11-04 | Gemplus Card Int | Procédé de marquage d'une carte à puce. |
US5581445A (en) * | 1994-02-14 | 1996-12-03 | Us3, Inc. | Plastic integrated circuit card with reinforcement structure for protecting integrated circuit module |
FR2724477B1 (fr) * | 1994-09-13 | 1997-01-10 | Gemplus Card Int | Procede de fabrication de cartes sans contact |
KR20000010876A (ko) * | 1996-05-17 | 2000-02-25 | 칼 하인쯔 호르닝어 | 반도체칩용 기판 부재 |
FR2777675B1 (fr) | 1998-04-15 | 2001-12-07 | Rue Cartes Et Systemes De | Procede de fabrication d'une carte a microcircuit et carte a microcircuit obtenue par mise en oeuvre de ce procede |
EP1360722B1 (de) | 2001-02-09 | 2016-12-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Verfahren zur herstellung einer halbleitervorrichtung |
DE10217262A1 (de) * | 2002-04-18 | 2003-11-06 | Pall Corp | Filtermodul und Verfahren zur Herstellung eines gefüllten Filtermoduls |
AU2004264460B2 (en) | 2003-08-01 | 2009-07-02 | Asahi Glass Company, Limited | Covering material for power generating system using solar energy and power generating system using solar energy formed by spreading the covering material |
US20060175711A1 (en) * | 2005-02-08 | 2006-08-10 | Hannstar Display Corporation | Structure and method for bonding an IC chip |
DE102007019795B4 (de) * | 2007-04-26 | 2012-10-04 | Infineon Technologies Ag | Chipmodul und Verfahren zum Herstellen dieses Chipmoduls |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3248385A1 (de) * | 1982-12-28 | 1984-06-28 | GAO Gesellschaft für Automation und Organisation mbH, 8000 München | Ausweiskarte mit integriertem schaltkreis |
EP0128822B1 (de) * | 1983-06-09 | 1987-09-09 | Flonic S.A. | Verfahren zur Herstellung von Speicherkarten und hierdurch hergestellte Karten |
WO1985002060A1 (fr) * | 1983-10-24 | 1985-05-09 | Sintra-Alcatel, S.A. | Procede de substitution d'un composant electronique connecte aux pistes conductrices d'un substrat porteur |
JPS6095941A (ja) * | 1983-10-31 | 1985-05-29 | Toshiba Corp | 半導体装置 |
JPS6115289A (ja) * | 1984-06-29 | 1986-01-23 | Mitsubishi Plastics Ind Ltd | メモリ−カ−ド |
US4801765A (en) * | 1986-01-06 | 1989-01-31 | American Telephone And Telegraph Company, At&T Bell Laboratories | Electronic component package using multi-level lead frames |
-
1987
- 1987-12-14 FR FR8717386A patent/FR2624651B1/fr not_active Expired - Lifetime
-
1988
- 1988-12-09 EP EP88403140A patent/EP0321327B1/de not_active Expired - Lifetime
- 1988-12-09 DE DE3855197T patent/DE3855197T2/de not_active Expired - Fee Related
- 1988-12-12 US US07/283,214 patent/US4908937A/en not_active Ceased
- 1988-12-12 KR KR1019880016607A patent/KR890010748A/ko not_active Application Discontinuation
- 1988-12-14 JP JP63316074A patent/JP2761501B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
FR2624651B1 (fr) | 1991-09-06 |
US4908937A (en) | 1990-03-20 |
DE3855197D1 (de) | 1996-05-15 |
KR890010748A (ko) | 1989-08-10 |
EP0321327B1 (de) | 1996-04-10 |
EP0321327A1 (de) | 1989-06-21 |
JPH021399A (ja) | 1990-01-05 |
FR2624651A1 (fr) | 1989-06-16 |
JP2761501B2 (ja) | 1998-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69026252D1 (de) | Verfahren und Vorrichtung zum elektronischen Datenaustausch | |
DE58908749D1 (de) | Verfahren zum Befestigen von elektronischen Bauelementen auf Substraten und Anordnung zur Durchführung desselben. | |
DE68908808D1 (de) | Verfahren zum Montieren elektronischer Mikrokomponenten auf einer Unterlage und Zwischenprodukt. | |
DE69015522D1 (de) | Vorrichtung für elektronische Bauteile und Verfahren für die Bestückung der elektronischen Bauteile. | |
DE59302702D1 (de) | Vorrichtung und verfahren zum auflöten von bauelementen auf platinen | |
DE68917813D1 (de) | Verfahren und Vorrichtung zum Spritzgiessen von Leiterplatten. | |
DE69128697D1 (de) | Verfahren und Gerät zur Prüfung von Verbindungen auf einer gedruckten Leiterplatte | |
DE69110596D1 (de) | Verfahren und Vorrichtung zum Betätigen einer elektronischen Vorrichtung. | |
DE3855197T2 (de) | Verfahren zum Plazieren einer elektronischen Komponente und seiner elektronsichen Verbindungen auf einer Unterlage | |
DE3880613D1 (de) | Verfahren und geraet zum elektronischen identifizieren von sich auf einer oberflaeche bewegenden gegenstaenden. | |
DE69204853T2 (de) | Verfahren und vorrichtung zum kontrollieren der merkmale einer nockenwelle. | |
DE69205217T2 (de) | Vorrichtung und Verfahren zum Zusammenbau von Schaltungsstrukturen. | |
ATA11388A (de) | Verfahren und vorrichtung zum positionieren von plattenfoermigen gegenstaenden | |
DE68906710T2 (de) | Verfahren und Apparat zum Verkapseln einer elektronischen Anordnung. | |
DE3882836T2 (de) | Verfahren und Gerät zum Aufbauen eines Kundendienstmodus eines elektronischen Gerätes. | |
DE3881360T2 (de) | Verfahren zum anbringen eines elektronischen bauelementes auf einem substrat. | |
DE68906092D1 (de) | Verfahren zum loeten von aeusseren verbindungsdraehten auf einem elektronischen bauteil. | |
DE69005444D1 (de) | Verfahren und vorrichtung zur fixierung eines elektronischen schaltungssubstrates auf einem träger. | |
DE3781966T2 (de) | Verfahren und elektronische schaltung zum starten eines relaktanzmotors und relaktanzmotor, der mit einer derartigen schaltung ausgeruestet ist. | |
DE69109253T2 (de) | Verfahren und Vorrichtung zum Nivellieren von Lötzinn auf Leiterplatten. | |
DE68910406D1 (de) | Vorrichtung und Verfahren zum Verbinden/Lösen der Verbindung einer integrierten Schaltung. | |
DE3779541D1 (de) | Verfahren zum programmieren eines elektronischen taxameters und entsprechendes elektronisches taxameter. | |
DE69017286T2 (de) | Vorrichtung und Verfahren zum elektronischen Aktenablegen. | |
DE3877890T2 (de) | Vorrichtung und verfahren zum ueberpruefen der verdrahtung der zuendungsendstufe. | |
DE59006325D1 (de) | Vorrichtung und verfahren zum positionsgenauen löten von lötteilen auf einen träger. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |