DE68901985D1 - Verzoegerungsschaltung. - Google Patents

Verzoegerungsschaltung.

Info

Publication number
DE68901985D1
DE68901985D1 DE8989301628T DE68901985T DE68901985D1 DE 68901985 D1 DE68901985 D1 DE 68901985D1 DE 8989301628 T DE8989301628 T DE 8989301628T DE 68901985 T DE68901985 T DE 68901985T DE 68901985 D1 DE68901985 D1 DE 68901985D1
Authority
DE
Germany
Prior art keywords
delay circuit
delay
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8989301628T
Other languages
English (en)
Other versions
DE68901985T2 (de
Inventor
Teruo Seki
Akihiro Iwase
Sinzi Nagai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu VLSI Ltd
Fujitsu Ltd
Original Assignee
Fujitsu VLSI Ltd
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu VLSI Ltd, Fujitsu Ltd filed Critical Fujitsu VLSI Ltd
Publication of DE68901985D1 publication Critical patent/DE68901985D1/de
Application granted granted Critical
Publication of DE68901985T2 publication Critical patent/DE68901985T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H11/00—Networks using active elements
    • H03H11/02—Multiple-port networks
    • H03H11/26—Time-delay networks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/00195—Layout of the delay element using FET's
    • H03K2005/00215—Layout of the delay element using FET's where the conduction path of multiple FET's is in parallel or in series, all having the same gate control

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Networks Using Active Elements (AREA)
DE8989301628T 1988-02-22 1989-02-20 Verzoegerungsschaltung. Expired - Lifetime DE68901985T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63038809A JP2685203B2 (ja) 1988-02-22 1988-02-22 遅延回路

Publications (2)

Publication Number Publication Date
DE68901985D1 true DE68901985D1 (de) 1992-08-13
DE68901985T2 DE68901985T2 (de) 1993-02-04

Family

ID=12535616

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8989301628T Expired - Lifetime DE68901985T2 (de) 1988-02-22 1989-02-20 Verzoegerungsschaltung.

Country Status (5)

Country Link
US (1) US5097159A (de)
EP (1) EP0330405B1 (de)
JP (1) JP2685203B2 (de)
KR (1) KR930003524B1 (de)
DE (1) DE68901985T2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2621612B2 (ja) * 1990-08-11 1997-06-18 日本電気株式会社 半導体集積回路
JPH0746098A (ja) * 1993-08-03 1995-02-14 Nec Corp 遅延回路
JPH0758207A (ja) * 1993-08-20 1995-03-03 Fujitsu Ltd データ保持タイミング調整回路及びこれを含む半導体集積回路
JPH08181548A (ja) * 1994-12-26 1996-07-12 Mitsubishi Electric Corp 差動増幅回路、ｃｍｏｓインバータ、パルス幅変調方式用復調回路及びサンプリング回路
JP3688072B2 (ja) * 1996-09-18 2005-08-24 Ｎｅｃエレクトロニクス株式会社 可変遅延回路
DE19638163C1 (de) 1996-09-18 1998-02-05 Siemens Ag Verzögerungsstufe mit steilen Flanken
US5990714A (en) * 1996-12-26 1999-11-23 United Microelectronics Corporation Clock signal generating circuit using variable delay circuit
JP3338758B2 (ja) * 1997-02-06 2002-10-28 日本電気株式会社 遅延回路
JP3586612B2 (ja) * 2000-03-08 2004-11-10 エルピーダメモリ株式会社 遅延回路
US6753708B2 (en) 2002-06-13 2004-06-22 Hewlett-Packard Development Company, L.P. Driver circuit connected to pulse shaping circuitry and method of operating same
US20030231038A1 (en) * 2002-06-13 2003-12-18 Kenneth Koch Pulse shaping circuit and method
US7057450B2 (en) * 2003-07-30 2006-06-06 Winbond Electronics Corp. Noise filter for an integrated circuit
US7102407B2 (en) * 2004-03-31 2006-09-05 Intel Corporation Programmable clock delay circuit
EP1815595A1 (de) * 2004-11-15 2007-08-08 Koninklijke Philips Electronics N.V. Adiabatisches cmos-design
JP5008032B2 (ja) * 2007-08-30 2012-08-22 ソニーモバイルディスプレイ株式会社 遅延回路、半導体制御回路、表示装置、および電子機器
KR20090126879A (ko) * 2008-06-05 2009-12-09 삼성전자주식회사 높은 신뢰성과 구동능력을 갖는 드라이버 회로 및 이를구비하는 반도체 메모리 장치

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5966220A (ja) * 1982-10-07 1984-04-14 Shiojiri Kogyo Kk Ａ／ｄ変換ｌｓｉ
JPH0620176B2 (ja) * 1982-10-08 1994-03-16 株式会社日立製作所 遅延回路
JPS5966219A (ja) * 1982-10-08 1984-04-14 Oki Electric Ind Co Ltd Ｖ−ｆコンバ−タ
EP0390226A1 (de) * 1984-07-31 1990-10-03 Yamaha Corporation Absorptionsschaltung des Zitterns
JPS6153818A (ja) * 1984-08-23 1986-03-17 Fujitsu Ltd 遅延回路
US4700089A (en) * 1984-08-23 1987-10-13 Fujitsu Limited Delay circuit for gate-array LSI
JPS62291215A (ja) * 1986-06-11 1987-12-18 Hitachi Ltd 半導体装置
JPS62157420A (ja) * 1985-12-28 1987-07-13 Toshiba Corp 遅延回路
JPS648657A (en) * 1987-06-30 1989-01-12 Mitsubishi Electric Corp Supplementary semiconductor integrated circuit device

Also Published As

Publication number Publication date
KR930003524B1 (en) 1993-05-01
KR890013880A (ko) 1989-09-26
EP0330405A2 (de) 1989-08-30
EP0330405A3 (en) 1989-11-02
EP0330405B1 (de) 1992-07-08
DE68901985T2 (de) 1993-02-04
JP2685203B2 (ja) 1997-12-03
JPH01213023A (ja) 1989-08-25
US5097159A (en) 1992-03-17

Similar Documents

Publication Publication Date Title
DE58906492D1 (de) Halbleiterschaltung.
FI890607A (fi) Kopplingsanordning.
DE3850629D1 (de) Adaptierbarer Schaltkreis.
DE68922118T2 (de) Schaltungsplatte.
DE3881855T2 (de) Signalverzögerungsschaltung.
DE69023817T2 (de) Verzögerungsschaltung mit stabiler Verzögerungszeit.
DE69017601T2 (de) Schaltungsanordnung.
DE69008464D1 (de) Schaltungsanordnung.
DE68910413D1 (de) Ausgangsschaltung.
DE68901985T2 (de) Verzoegerungsschaltung.
DE68915351D1 (de) Ausgangschaltung.
DE68916093D1 (de) Integrierte Schaltung.
DE69021616T2 (de) Verzögerungsschaltung.
DE68920785D1 (de) Logische Schaltung.
NO178316C (no) Forsinkelseskrets
DE68900686D1 (de) Kreiselsystem.
DE68924299T2 (de) Schnittstellenschaltung.
DE68923540T2 (de) Festkörperschaltkreis.
DE68911196T2 (de) Betriebsschaltung.
DE3585706D1 (de) Verzoegerungsschaltung.
DE68913951D1 (de) Verzögerungsschaltung.
FI914230A0 (fi) Kopplingsanordning.
FI882612A0 (fi) Kopplingsanordning.
KR900011136A (ko) 지연회로
FI882619A0 (fi) Kopplingsanordning.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee