DE69023817T2 - Verzögerungsschaltung mit stabiler Verzögerungszeit. - Google Patents

Verzögerungsschaltung mit stabiler Verzögerungszeit.

Info

Publication number
DE69023817T2
DE69023817T2 DE69023817T DE69023817T DE69023817T2 DE 69023817 T2 DE69023817 T2 DE 69023817T2 DE 69023817 T DE69023817 T DE 69023817T DE 69023817 T DE69023817 T DE 69023817T DE 69023817 T2 DE69023817 T2 DE 69023817T2
Authority
DE
Germany
Prior art keywords
delay
stable
delay time
circuit
delay circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69023817T
Other languages
English (en)
Other versions
DE69023817D1 (de
Inventor
Hiroyuki Kobatake
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69023817D1 publication Critical patent/DE69023817D1/de
Publication of DE69023817T2 publication Critical patent/DE69023817T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/00195—Layout of the delay element using FET's

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Networks Using Active Elements (AREA)
DE69023817T 1989-06-20 1990-06-20 Verzögerungsschaltung mit stabiler Verzögerungszeit. Expired - Fee Related DE69023817T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1158585A JPH0812986B2 (ja) 1989-06-20 1989-06-20 遅延回路

Publications (2)

Publication Number Publication Date
DE69023817D1 DE69023817D1 (de) 1996-01-11
DE69023817T2 true DE69023817T2 (de) 1996-08-08

Family

ID=15674907

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69023817T Expired - Fee Related DE69023817T2 (de) 1989-06-20 1990-06-20 Verzögerungsschaltung mit stabiler Verzögerungszeit.

Country Status (4)

Country Link
US (1) US5057722A (de)
EP (1) EP0405319B1 (de)
JP (1) JPH0812986B2 (de)
DE (1) DE69023817T2 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2946663B2 (ja) * 1990-07-10 1999-09-06 住友電気工業株式会社 発光素子駆動用半導体装置
DE4132517C2 (de) * 1991-09-30 1994-04-21 Siemens Ag Analoge Verzögerungsschaltungsanordnung
CN1042484C (zh) * 1992-11-11 1999-03-10 凌阳科技股份有限公司 充放电流与检知电压比例变动式延迟电路
DE69428816T2 (de) * 1993-03-25 2002-04-11 Nohmi Bosai Ltd Empfangsstation in Feueralarmsystem
FR2707058B1 (de) * 1993-06-23 1995-09-15 Sgs Thomson Microelectronics
US5412336A (en) * 1993-11-10 1995-05-02 Motorola, Inc. Self-biasing boot-strapped cascode amplifier
US5537067A (en) * 1994-03-11 1996-07-16 Texas Instruments Incorporated Signal driver circuit operable to control signal rise and fall times
KR100210981B1 (ko) * 1994-06-23 1999-07-15 니시무로 타이죠 지연회로와 발진회로 및 반도체 메모리장치
US5936451A (en) * 1994-12-29 1999-08-10 Stmicroeletronics, Inc. Delay circuit and method
USRE42250E1 (en) 1994-12-29 2011-03-29 Stmicroelectronics, Inc. Delay circuit and method
US5554942A (en) * 1995-03-13 1996-09-10 Motorola Inc. Integrated circuit memory having a power supply independent input buffer
EP0735453B1 (de) * 1995-03-28 1998-12-02 STMicroelectronics, Inc. Verzögerungsschaltung und Verfahren
JP2874613B2 (ja) * 1995-10-11 1999-03-24 日本電気株式会社 アナログ遅延回路
JP3338758B2 (ja) * 1997-02-06 2002-10-28 日本電気株式会社 遅延回路
US6150864A (en) * 1998-08-24 2000-11-21 Yach; Randy L. Time delay circuit which is voltage independent
US6307417B1 (en) 1999-08-24 2001-10-23 Robert J. Proebsting Integrated circuit output buffers having reduced power consumption requirements and methods of operating same
US6549042B2 (en) 2000-06-23 2003-04-15 Integrated Device Technology, Inc. Complementary data line driver circuits with conditional charge recycling capability that may be used in random access and content addressable memory devices and method of operating same
US6624680B2 (en) * 2000-12-29 2003-09-23 Texas Instruments Incorporated Reduction of propagation delay dependence on supply voltage in a digital circuit
US7548104B2 (en) * 2006-06-09 2009-06-16 Cosmic Circuits Private Limited Delay line with delay cells having improved gain and in built duty cycle control and method thereof
US8669801B2 (en) * 2011-06-10 2014-03-11 Cypress Semiconductor Corporation Analog delay cells for the power supply of an RFID tag
JP5967362B2 (ja) * 2012-06-29 2016-08-10 セイコーＮｐｃ株式会社 遅延回路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0740437B2 (ja) * 1986-11-19 1995-05-01 日本電気株式会社 遅延回路
JPH01119114A (ja) * 1987-10-31 1989-05-11 Sony Corp ディレイ回路
KR910005794B1 (ko) * 1988-06-09 1991-08-03 삼성전자 주식회사 반도체 시간 지연소자

Also Published As

Publication number Publication date
JPH0323709A (ja) 1991-01-31
EP0405319B1 (de) 1995-11-29
EP0405319A1 (de) 1991-01-02
US5057722A (en) 1991-10-15
DE69023817D1 (de) 1996-01-11
JPH0812986B2 (ja) 1996-02-07

Similar Documents

Publication Publication Date Title
DE69016850T2 (de) Lade-Entladeschaltung.
DE69019670D1 (de) Verzögerungsmessschaltung.
FI890607A0 (fi) Kopplingsanordning.
DE69023817D1 (de) Verzögerungsschaltung mit stabiler Verzögerungszeit.
DE69021903D1 (de) Stromfördererschaltung.
DE69017601D1 (de) Schaltungsanordnung.
DE69008464T2 (de) Schaltungsanordnung.
DE68901985T2 (de) Verzoegerungsschaltung.
DE69021616D1 (de) Verzögerungsschaltung.
DE58906111D1 (de) Oszillatorschaltung.
DE69023358D1 (de) Logische Schaltung.
DE68920785T2 (de) Logische Schaltung.
NO178316C (no) Forsinkelseskrets
DE69007148D1 (de) Oszillatorschaltung.
DE3884713D1 (de) Logische Schaltung.
DE68924299T2 (de) Schnittstellenschaltung.
DE68923540D1 (de) Festkörperschaltkreis.
DE69017772T2 (de) Oszillatorschaltung.
DE68913951D1 (de) Verzögerungsschaltung.
DE3883662D1 (de) Oszillatorschaltung.
DE69016357T2 (de) Elektronisches Zeitgerät mit mehreren Funktionen.
DE59008045D1 (de) Zusammensetzungen mit Dichlormonofluorethanen.
FI914230A0 (fi) Kopplingsanordning.
FI882612A0 (fi) Kopplingsanordning.
NO895239D0 (no) Svitsjekrets.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee