DE602005022697D1 - Timing-generator und halbleiterprüfvorrichtung - Google Patents
Timing-generator und halbleiterprüfvorrichtungInfo
- Publication number
- DE602005022697D1 DE602005022697D1 DE602005022697T DE602005022697T DE602005022697D1 DE 602005022697 D1 DE602005022697 D1 DE 602005022697D1 DE 602005022697 T DE602005022697 T DE 602005022697T DE 602005022697 T DE602005022697 T DE 602005022697T DE 602005022697 D1 DE602005022697 D1 DE 602005022697D1
- Authority
- DE
- Germany
- Prior art keywords
- clock signal
- circuit
- timing
- timing generator
- delaying
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31708—Analysis of signal quality
- G01R31/31709—Jitter measurements; Jitter generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
- G01R31/31922—Timing generation or clock distribution
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
- Fire-Detection Mechanisms (AREA)
- Emergency Protection Circuit Devices (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004141547 | 2004-05-11 | ||
PCT/JP2005/008347 WO2005109019A1 (ja) | 2004-05-11 | 2005-05-06 | タイミング発生器及び半導体試験装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE602005022697D1 true DE602005022697D1 (de) | 2010-09-16 |
Family
ID=35320341
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE602005022697T Active DE602005022697D1 (de) | 2004-05-11 | 2005-05-06 | Timing-generator und halbleiterprüfvorrichtung |
Country Status (8)
Country | Link |
---|---|
US (1) | US7240269B2 (de) |
EP (1) | EP1746428B1 (de) |
JP (1) | JP4874096B2 (de) |
CN (1) | CN100554987C (de) |
AT (1) | ATE476670T1 (de) |
DE (1) | DE602005022697D1 (de) |
TW (1) | TWI377791B (de) |
WO (1) | WO2005109019A1 (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7548105B2 (en) * | 2005-06-10 | 2009-06-16 | Integrated Device Technology, Inc | Method and apparatus for source synchronous testing |
DE112007001981T5 (de) * | 2006-08-24 | 2009-07-23 | Advantest Corp. | Variable Verzögerungsschaltung, Taktgeber und Halbleitertestgerät |
KR100837814B1 (ko) * | 2006-12-22 | 2008-06-13 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 데이터 출력 회로 |
KR101108132B1 (ko) * | 2007-04-24 | 2012-02-06 | 가부시키가이샤 어드밴티스트 | 시험 장치 및 시험 방법 |
US20090158100A1 (en) * | 2007-12-13 | 2009-06-18 | Advantest Corporation | Jitter applying circuit and test apparatus |
JP2010028450A (ja) * | 2008-07-18 | 2010-02-04 | Nikon Corp | データ転送装置および電子カメラ |
TWI381175B (zh) * | 2008-10-15 | 2013-01-01 | Inventec Corp | 電子元件之測量方法及其測量裝置 |
US8150648B2 (en) * | 2008-12-26 | 2012-04-03 | Advantest Corporation | Timing generator |
KR102278648B1 (ko) * | 2020-02-13 | 2021-07-16 | 포스필 주식회사 | 피시험 디바이스를 테스트하기 위한 방법 및 장치 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2810713B2 (ja) * | 1989-09-01 | 1998-10-15 | 株式会社アドバンテスト | タイミング発生装置 |
JPH0590912A (ja) * | 1991-09-25 | 1993-04-09 | Nec Corp | セツトアツプおよびホールド時間補正装置 |
JPH0587878A (ja) * | 1991-09-30 | 1993-04-06 | Yokogawa Electric Corp | データ取込み回路 |
US5652530A (en) * | 1995-09-29 | 1997-07-29 | Intel Corporation | Method and apparatus for reducing clock-data skew by clock shifting |
US5771372A (en) * | 1995-10-03 | 1998-06-23 | International Business Machines Corp. | Apparatus for delaying the output of data onto a system bus |
US6263463B1 (en) * | 1996-05-10 | 2001-07-17 | Advantest Corporation | Timing adjustment circuit for semiconductor test system |
JP3437407B2 (ja) * | 1997-05-21 | 2003-08-18 | 株式会社アドバンテスト | 半導体試験装置用タイミング発生器 |
JPH11125660A (ja) * | 1997-08-18 | 1999-05-11 | Advantest Corp | 半導体試験装置用タイミング発生器 |
JP2001133525A (ja) * | 1999-11-05 | 2001-05-18 | Hitachi Electronics Eng Co Ltd | Icテスタのタイミングパルス発生回路およびicテスタ |
WO2001093052A2 (en) * | 2000-05-31 | 2001-12-06 | Broadcom Corporation | Multiprotocol computer bus interface adapter and method |
JP3542574B2 (ja) * | 2001-08-28 | 2004-07-14 | Necマイクロシステム株式会社 | システムクロック同期化回路 |
US7069458B1 (en) * | 2002-08-16 | 2006-06-27 | Cypress Semiconductor Corp. | Parallel data interface and method for high-speed timing adjustment |
US7107477B1 (en) * | 2003-01-31 | 2006-09-12 | Altera Corporation | Programmable logic devices with skewed clocking signals |
-
2005
- 2005-05-06 DE DE602005022697T patent/DE602005022697D1/de active Active
- 2005-05-06 EP EP05737368A patent/EP1746428B1/de not_active Not-in-force
- 2005-05-06 AT AT05737368T patent/ATE476670T1/de not_active IP Right Cessation
- 2005-05-06 WO PCT/JP2005/008347 patent/WO2005109019A1/ja not_active Application Discontinuation
- 2005-05-06 JP JP2006512997A patent/JP4874096B2/ja not_active Expired - Fee Related
- 2005-05-06 CN CNB2005800150154A patent/CN100554987C/zh not_active Expired - Fee Related
- 2005-05-09 TW TW094114861A patent/TWI377791B/zh not_active IP Right Cessation
- 2005-05-10 US US11/126,038 patent/US7240269B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US7240269B2 (en) | 2007-07-03 |
WO2005109019A1 (ja) | 2005-11-17 |
TW200537809A (en) | 2005-11-16 |
JP4874096B2 (ja) | 2012-02-08 |
EP1746428B1 (de) | 2010-08-04 |
US20050273684A1 (en) | 2005-12-08 |
EP1746428A4 (de) | 2009-07-01 |
CN1950710A (zh) | 2007-04-18 |
ATE476670T1 (de) | 2010-08-15 |
TWI377791B (en) | 2012-11-21 |
JPWO2005109019A1 (ja) | 2008-03-21 |
CN100554987C (zh) | 2009-10-28 |
EP1746428A1 (de) | 2007-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE602005022697D1 (de) | Timing-generator und halbleiterprüfvorrichtung | |
US6452432B2 (en) | Signal processing circuits having a pair of delay locked loop (DLL) circuits for adjusting a duty-cycle of a periodic digital signal and methods of operating same | |
US8941415B2 (en) | Edge selection techniques for correcting clock duty cycle | |
WO2003036796A1 (fr) | Circuit en boucle a phase asservie, circuit en boucle a retard de phase, generateur de synchronisation, instrument d'essai a semi-conducteurs et circuit integre a semi-conducteurs | |
MY125421A (en) | Low jitter phase-locked loop with duty-cycle control | |
DE602005023850D1 (de) | Testeinrichtung und testverfahren | |
TW200701650A (en) | Clock generating circuit and clock generating method | |
TW200636754A (en) | Clock generator and clock duty cycle correction method | |
TW200729209A (en) | Semiconductor memory chip with on-die termination function | |
WO2005027346A3 (en) | Configuring and selecting a duty cycle for an output driver | |
Chen et al. | A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme | |
US6756808B2 (en) | Clock edge detection circuit | |
ATE443268T1 (de) | Prüfung einer schaltung mit asynchronem zeitgeber | |
KR101022669B1 (ko) | 지연고정루프회로 | |
JP2008136031A (ja) | 半導体集積回路装置 | |
US7061293B2 (en) | Spread spectrum clock generating circuit | |
JP3888792B2 (ja) | クロック発生回路 | |
TW200715716A (en) | DLL circuit having two input standard clocks, clock signal generation circuit having the DLL circuit and clock signal generation method | |
KR20110133781A (ko) | 듀티 검출기를 포함하는 듀티 보정 회로, 이를 포함하는 지연동기루프 회로 및 듀티 보정 방법 | |
KR20120027850A (ko) | 듀티 검출기를 포함하는 듀티 보정 회로, 이를 포함하는 지연동기루프 회로 및 듀티 보정 방법 | |
JP2008154231A (ja) | 発振回路、pll回路、半導体チップ、および、試験装置 | |
GB2345395A (en) | Delayed locked loop clock generator | |
US7352816B2 (en) | Data oversampling via clock and data interpolation | |
ATE304747T1 (de) | Eingangsschaltung für einen multiplexer mit einem dll phasendetector | |
WO2005088421A3 (en) | Programmable clock generation |